Re: [Mesa-dev] [PATCH 23/23] i965/disasm: Fix INTEL_DEBUG=fs on Broadwell for ARB_fp applications.

2014-06-28 Thread Matt Turner
On Sat, Jun 28, 2014 at 9:34 PM, Kenneth Graunke wrote: > Apparently INTEL_DEBUG=fs has crashed on Broadwell for anything using > ARB_fragment_program since commit 9cee3ff5. We need to NULL-check the > right field. > > Signed-off-by: Kenneth Graunke > Cc: "10.2" > --- Nice work. The whole seri

[Mesa-dev] [PATCH 15/23] i965/disasm: Cut piles of duplicate swizzle printing.

2014-06-28 Thread Kenneth Graunke
Making a helper function saves us from cut and pasting this four times. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 115 - 1 file changed, 26 insertions(+), 89 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_disasm.c b/src

[Mesa-dev] [PATCH 16/23] i965/disasm: "Handle" Gen8+ HF/DF immediate cases.

2014-06-28 Thread Kenneth Graunke
We should print something properly, but I'm not sure how to properly print an HF, and we don't have any DFs today to test with. This is at least better than the current Gen8 disassembler, which would simply assert fail. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c |

[Mesa-dev] [PATCH 05/23] i965/disasm: Improve disassembly of jump targets on Gen6+.

2014-06-28 Thread Kenneth Graunke
Previously, flow control instructions generated output like: (+f0) if(8) 12 8 null 0x000c0008UD { align16 WE_normal 1Q }; which included a dissasembly of the register fields, even though those are meaningless for flow control instructions---those bits are reused for another purpose. It

[Mesa-dev] [PATCH 12/23] i965/disasm: Actually disassemble Gen7+ URB opcodes.

2014-06-28 Thread Kenneth Graunke
I never bothered implementing the disassembler for Gen7+ URB opcodes, so we were just disassembling them as Ironlake/Sandybridge ones. This looked pretty bad when running Paul's GS EndPrimitive tests, as the "write OWord" message was decoded at ff_sync, which doesn't exist. Signed-off-by: Kenneth

[Mesa-dev] [PATCH 20/23] i965/disasm: Improve render target write message disassembly.

2014-06-28 Thread Kenneth Graunke
Previously, we decoded render target write messages as: render ( RT write, 0, 16, 12, 0) mlen 8 rlen 0 which made you remember (or look up) what the numbers meant: 1. The binding table index 2. The raw message control, undecoded: - Last Render Target Select - Slot Group Select - Mess

[Mesa-dev] [PATCH 23/23] i965/disasm: Fix INTEL_DEBUG=fs on Broadwell for ARB_fp applications.

2014-06-28 Thread Kenneth Graunke
Apparently INTEL_DEBUG=fs has crashed on Broadwell for anything using ARB_fragment_program since commit 9cee3ff5. We need to NULL-check the right field. Signed-off-by: Kenneth Graunke Cc: "10.2" --- src/mesa/drivers/dri/i965/gen8_fs_generator.cpp | 2 +- 1 file changed, 1 insertion(+), 1 delet

[Mesa-dev] [PATCH 18/23] i965/disasm: Fix typo in RT UNORM write message.

2014-06-28 Thread Kenneth Graunke
The name of this message is "Render Target UNORM Write" (Sandybridge PRM, Volume 4 Part 1, Page 210). Drop the bogus 'c'. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/src/mesa/drivers/dri/i965/brw_d

[Mesa-dev] [PATCH 21/23] i965/disasm: Stop using gen8_disassemble in favor of brw_disassemble.

2014-06-28 Thread Kenneth Graunke
At this point, brw_disassemble can do everything gen8_disassemble can do - and, thanks to the new brw_inst API, it supports all generations. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_fs_generator.cpp| 3 +-- src/mesa/drivers/dri/i965/brw_vec4_generator.cpp | 3 +--

[Mesa-dev] [PATCH 06/23] i965/disasm: Properly disassemble jump targets on Gen4-5.

2014-06-28 Thread Kenneth Graunke
Previously, our dissasembly for flow control instructions looked like: 0x0040: else(8) ip 65540D { align16 switch }; It didn't print InstCount properly for ELSE/ENDIF, and didn't even attempt to disassemble PopCount. Now it looks like: 0x0040: else(8) Jump:

[Mesa-dev] [PATCH 19/23] i965/disasm: Rename msg_target to SFID.

2014-06-28 Thread Kenneth Graunke
We haven't used the name "message target" in a while - there are a lot of things called "target", and it gets confusing. SFID ("Shared Function ID") is the term commonly used in the modern documentation. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 20

[Mesa-dev] [PATCH 01/23] i965/disasm: Eliminate opcode pointer.

2014-06-28 Thread Kenneth Graunke
opcode is just a pointer to opcode_descs; we may as well use that directly. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 15 +++ 1 file changed, 7 insertions(+), 8 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_disasm.c b/src/mesa/drivers/dri

[Mesa-dev] [PATCH 08/23] i965: Add #defines for any32h/all32h predication.

2014-06-28 Thread Kenneth Graunke
These have existed since Ivybridge. We don't use them today, but the Gen8+ disassembler supports them, and I'd like to use symbolic names rather than magic numbers. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_defines.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/s

[Mesa-dev] [PATCH 04/23] i965/disasm: Add support for new Gen8+ register types.

2014-06-28 Thread Kenneth Graunke
While we're at it, use proper names rather than magic numbers for the existing fields. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 40 -- 1 file changed, 24 insertions(+), 16 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_

[Mesa-dev] [PATCH 13/23] i965/disasm: Improve disassembly of atomic messages on Haswell+.

2014-06-28 Thread Kenneth Graunke
This backports the atomic message disassembly support from gen8_disasm.c, which additionally offers support for decoding atomic surface read/write messages, and showing SIMD modes and other details. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 28 ++

[Mesa-dev] [PATCH 14/23] i965/disasm: Properly decode negate source modifiers on Broadwell.

2014-06-28 Thread Kenneth Graunke
This is a port of Abdiel's 6f9f916b9b042a294813ab0542390846a38739da to brw_disasm.c. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 53 +++--- 1 file changed, 49 insertions(+), 4 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_dis

[Mesa-dev] [PATCH 17/23] i965/disasm: Use Gen6+ SFID case labels.

2014-06-28 Thread Kenneth Graunke
Most developers will recognize the Gen6+ SFID names more quickly than the Gen4-5 ones. Given that they're the same values, just use the new names. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 6 -- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/

[Mesa-dev] [PATCH 10/23] i965/disasm: Properly disassemble the "atomic" ThreadCtrl value.

2014-06-28 Thread Kenneth Graunke
Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_disasm.c b/src/mesa/drivers/dri/i965/brw_disasm.c index 26b60b6..b651120 100644 --- a/src/mesa/drivers/dri/i965/brw_dis

[Mesa-dev] [PATCH 02/23] i965/disasm: Create an "opcode" temporary.

2014-06-28 Thread Kenneth Graunke
This saves typing brw_inst_opcode(brw, inst) everywhere. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 61 +- 1 file changed, 30 insertions(+), 31 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_disasm.c b/src/mesa/drivers/d

[Mesa-dev] [PATCH 00/23] i965: Merge brw_disasm.c and gen8_disasm.c.

2014-06-28 Thread Kenneth Graunke
Now that Matt has ported brw_disasm.c to use the new brw_inst API, we no longer need a separate Gen8+ disassembler using gen8_instruction. The old one should more or less work for all generations. However, it was missing a few bits here and there, and I made a variety of small improvements to gen

[Mesa-dev] [PATCH 09/23] i965/disasm: Properly disassemble all32h/any32h align1 predicates.

2014-06-28 Thread Kenneth Graunke
While we're adding things, use symbolic constants rather than magic numbers. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 24 +--- 1 file changed, 13 insertions(+), 11 deletions(-) diff --git a/src/mesa/drivers/dri/i965/brw_disasm.c b/src/mesa

[Mesa-dev] [PATCH 07/23] i965/disasm: Mark ELSE as having UIP on Gen8+.

2014-06-28 Thread Kenneth Graunke
This makes brw_disasm.c able to disassemble ELSE instructions correctly on Broadwell. (gen8_disasm.c already handles this correctly.) Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 1 + 1 file changed, 1 insertion(+) diff --git a/src/mesa/drivers/dri/i965/brw_disas

[Mesa-dev] [PATCH 11/23] i965/disasm: Decode Broadwell's invm/rsqrtm math functions.

2014-06-28 Thread Kenneth Graunke
We don't use these yet, but we may as well disassemble them. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/brw_disasm.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/src/mesa/drivers/dri/i965/brw_disasm.c b/src/mesa/drivers/dri/i965/brw_disasm.c index b651120..14cb687 100

[Mesa-dev] [PATCH 22/23] i965/disasm: Delete gen8_disasm.c.

2014-06-28 Thread Kenneth Graunke
The functionality has been merged into brw_disasm.c; use that instead. Signed-off-by: Kenneth Graunke --- src/mesa/drivers/dri/i965/Makefile.sources |1 - src/mesa/drivers/dri/i965/gen8_disasm.c | 1026 -- src/mesa/drivers/dri/i965/gen8_instruction.h |4 -

Re: [Mesa-dev] [PATCH 1/3] i965/fs: Pass const references to instruction functions.

2014-06-28 Thread Kenneth Graunke
On Saturday, June 28, 2014 04:49:01 PM Matt Turner wrote: >text data bss dec hex filename > 4270747123200 39648 4433595 43a6bb i965_dri.so > 4244821123200 39648 4407669 434175 i965_dri.so > > Cuts 25k of .text and saves a bunch of useless struct copie

[Mesa-dev] [PATCH 1/3] i965/fs: Pass const references to instruction functions.

2014-06-28 Thread Matt Turner
textdata bss dec hex filename 4270747 123200 39648 4433595 43a6bb i965_dri.so 4244821 123200 39648 4407669 434175 i965_dri.so Cuts 25k of .text and saves a bunch of useless struct copies. --- src/mesa/drivers/dri/i965/brw_fs.cpp | 13 +--- src/mesa/drivers/dri/i965/

[Mesa-dev] [PATCH 2/3] i965/vec4: Pass const references to vec4_instruction().

2014-06-28 Thread Matt Turner
textdata bss dec hex filename 4244821 123200 39648 4407669 434175 i965_dri.so 4231165 123200 39648 4394013 430c1d i965_dri.so Cuts 13k of .text and saves a bunch of useless struct copies. --- src/mesa/drivers/dri/i965/brw_vec4.h | 8 src/mesa/drivers/

[Mesa-dev] [PATCH 3/3] i965/vec4: Pass const references to instruction functions.

2014-06-28 Thread Matt Turner
textdata bss dec hex filename 4231165 123200 39648 4394013 430c1d i965_dri.so 4186277 123200 39648 4349125 425cc5 i965_dri.so Cuts 43k of .text and saves a bunch of useless struct copies. --- src/mesa/drivers/dri/i965/brw_vec4.h | 92 --

[Mesa-dev] [Bug 80614] [regression] Error in `omxregister-bellagio': munmap_chunk(): invalid pointer: 0x00007f5f76626dab

2014-06-28 Thread bugzilla-daemon
https://bugs.freedesktop.org/show_bug.cgi?id=80614 --- Comment #6 from yas...@windowslive.com --- Thank you for the fix! -- You are receiving this mail because: You are the assignee for the bug. ___ mesa-dev mailing list mesa-dev@lists.freedesktop.org

[Mesa-dev] [Bug 80614] [regression] Error in `omxregister-bellagio': munmap_chunk(): invalid pointer: 0x00007f5f76626dab

2014-06-28 Thread bugzilla-daemon
https://bugs.freedesktop.org/show_bug.cgi?id=80614 Emil Velikov changed: What|Removed |Added Status|NEW |RESOLVED Resolution|---

[Mesa-dev] [Bug 80614] [regression] Error in `omxregister-bellagio': munmap_chunk(): invalid pointer: 0x00007f5f76626dab

2014-06-28 Thread bugzilla-daemon
https://bugs.freedesktop.org/show_bug.cgi?id=80614 Alain Perrot changed: What|Removed |Added CC||alain.per...@gmail.com -- You are receiv

Re: [Mesa-dev] [PATCH v2 4/9] gallium: add a cap for max vertex streams

2014-06-28 Thread Marek Olšák
We already have PIPE_CAP_GLSL_FEATURE_LEVEL. Once everybody (who can) supports GLSL 4.00, we can drop some caps in favor of that. Marek On Sat, Jun 28, 2014 at 2:44 PM, Roland Scheidegger wrote: > 3-4 look alright to me. I wonder if the cap name is actually "correct" > or if it should have some

Re: [Mesa-dev] [PATCH v2 4/9] gallium: add a cap for max vertex streams

2014-06-28 Thread Roland Scheidegger
3-4 look alright to me. I wonder if the cap name is actually "correct" or if it should have some STREAM_OUT in it. But doesn't really matter I guess. Longer term I think we might want to merge some caps. Everybody (supporting stream out) will either support 1 or 4 streams along with other functiona

[Mesa-dev] [Bug 80614] [regression] Error in `omxregister-bellagio': munmap_chunk(): invalid pointer: 0x00007f5f76626dab

2014-06-28 Thread bugzilla-daemon
https://bugs.freedesktop.org/show_bug.cgi?id=80614 --- Comment #4 from yas...@windowslive.com --- Created attachment 101914 --> https://bugs.freedesktop.org/attachment.cgi?id=101914&action=edit gdb output Ok, gdb output attached. -- You are receiving this mail because: You are the assignee fo

Re: [Mesa-dev] [PATCH v2] Remove the ATI_envmap_bumpmap extension

2014-06-28 Thread Brian Paul
On 06/27/2014 06:49 PM, Jason Ekstrand wrote: As far as I can tell, the Intel mesa driver is the only driver in the world still supporting this legacy extension. If someone wants to do bump mapping, they can use shaders. Signed-off-by: Jason Ekstrand --- src/glsl/builtin_variables.cpp

Re: [Mesa-dev] [PATCH 3/9] gallium: add PIPE_BIND_COMMAND_ARGS_BUFFER

2014-06-28 Thread Marek Olšák
The one that increases the number of input SGPRs to 22 (16 user + 6 streamout) in the calling convention. I don't remember the name. Please "git blame" on the calling convention. Marek On Fri, Jun 27, 2014 at 5:26 PM, Tom Stellard wrote: > On Tue, Jun 17, 2014 at 01:51:10AM +0200, Marek Olšák wr

[Mesa-dev] [Bug 80614] [regression] Error in `omxregister-bellagio': munmap_chunk(): invalid pointer: 0x00007f5f76626dab

2014-06-28 Thread bugzilla-daemon
https://bugs.freedesktop.org/show_bug.cgi?id=80614 --- Comment #3 from Emil Velikov --- (In reply to comment #2) > I did attach the installation log, which contains a backtrace. > Should have been more explicit - can you run the program in gdb (gdb --args omxregister-bellagio -v) and attach the b