Author: lattner
Date: Sun Feb 10 01:46:44 2008
New Revision: 46921
URL: http://llvm.org/viewvc/llvm-project?rev=46921&view=rev
Log:
more prose, some organization improvements.
Modified:
llvm/trunk/docs/ReleaseNotes.html
Modified: llvm/trunk/docs/ReleaseNotes.html
URL:
http://llvm.org/viewvc
Author: lattner
Date: Sun Feb 10 01:04:35 2008
New Revision: 46920
URL: http://llvm.org/viewvc/llvm-project?rev=46920&view=rev
Log:
random notes
Modified:
llvm/trunk/docs/ReleaseNotes.html
Modified: llvm/trunk/docs/ReleaseNotes.html
URL:
http://llvm.org/viewvc/llvm-project/llvm/trunk/docs/
Author: lattner
Date: Sat Feb 9 19:01:35 2008
New Revision: 46918
URL: http://llvm.org/viewvc/llvm-project?rev=46918&view=rev
Log:
add anote
Modified:
llvm/trunk/lib/CodeGen/README.txt
Modified: llvm/trunk/lib/CodeGen/README.txt
URL:
http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/CodeG
Author: nicholas
Date: Sat Feb 9 18:03:54 2008
New Revision: 46916
URL: http://llvm.org/viewvc/llvm-project?rev=46916&view=rev
Log:
Match GCC's behaviour for these sections.
Modified:
llvm/trunk/lib/Target/PowerPC/PPCTargetAsmInfo.cpp
Modified: llvm/trunk/lib/Target/PowerPC/PPCTargetAsmInfo
Author: sampo
Date: Sat Feb 9 17:46:37 2008
New Revision: 46915
URL: http://llvm.org/viewvc/llvm-project?rev=46915&view=rev
Log:
memopv16i8 had wrong alignment requirement, would have broken pabsb
pabs{b,w,d} are not two address
fix extract-to-mem sse4 ops
add sse4 vector sign extend nodes
Modif
Author: lattner
Date: Sat Feb 9 16:58:07 2008
New Revision: 46914
URL: http://llvm.org/viewvc/llvm-project?rev=46914&view=rev
Log:
add some more notes, still not ready for review :)
Modified:
llvm/trunk/docs/ReleaseNotes.html
Modified: llvm/trunk/docs/ReleaseNotes.html
URL:
http://llvm.org
Author: lattner
Date: Sat Feb 9 16:50:06 2008
New Revision: 46913
URL: http://llvm.org/viewvc/llvm-project?rev=46913&view=rev
Log:
scoped_ptr.h was removed.
Removed:
llvm/trunk/docs/BOOST_LICENSE_1_0.txt
Modified:
llvm/trunk/LICENSE.TXT
Modified: llvm/trunk/LICENSE.TXT
URL:
http://llvm
Author: ggreif
Date: Sat Feb 9 16:24:34 2008
New Revision: 46912
URL: http://llvm.org/viewvc/llvm-project?rev=46912&view=rev
Log:
explain that NumElements in alloca and malloc defaults to one
Modified:
llvm/trunk/docs/LangRef.html
Modified: llvm/trunk/docs/LangRef.html
URL:
http://llvm.org
Hi Devang,
> > I can't help feeling that a bitfield load or store should touch the
> > minimum amount of bytes possible: only those that contain some part
> > of the bitfield. In some situations touching other bytes could be
> > fatal, for example if the type is overlaid on some memory mapped io
Small correction:
> (only these bitwidths are allowed: 1, 2, ..., 64).
Should be: 32, 64.
-Wojtek
___
llvm-commits mailing list
llvm-commits@cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits
On Feb 8, 2008, at 10:03 AM, Duncan Sands wrote:
> I can't help feeling that a bitfield load or store should touch the
> minimum amount of bytes possible: only those that contain some part
> of the bitfield. In some situations touching other bytes could be
> fatal, for example if the type is ove
On Feb 9, 2008, at 3:30 AM, Wojciech Matyjewicz wrote:
> Hi Devang,
>
>> Most likely. Please try again using following patch
>>
>> http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20080204/058023.html
>
> After updating the tree, both -emit-llvm and --emit-llvm options don't
> wo
Author: johannes
Date: Sat Feb 9 13:04:25 2008
New Revision: 46909
URL: http://llvm.org/viewvc/llvm-project?rev=46909&view=rev
Log:
Alignment of struct containing vectors depends on
whether SSE is present, on Darwin anyway. Make it
explicit.
Modified:
llvm/trunk/test/CodeGen/X86/byval7.ll
On Feb 9, 2008, at 10:06 AM, Wojciech Matyjewicz wrote:
> Author: wmat
> Date: Sat Feb 9 12:06:58 2008
> New Revision: 46907
>
> URL: http://llvm.org/viewvc/llvm-project?rev=46907&view=rev
> Log:
> Add a check if the initial value of the induction variable is 0 (the
> method comment says it sh
Author: wmat
Date: Sat Feb 9 12:30:13 2008
New Revision: 46908
URL: http://llvm.org/viewvc/llvm-project?rev=46908&view=rev
Log:
We should check that existing cast operation has the appropriate opcode before
we reuse it.
Modified:
llvm/trunk/lib/Analysis/ScalarEvolutionExpander.cpp
Modified
Author: wmat
Date: Sat Feb 9 12:06:58 2008
New Revision: 46907
URL: http://llvm.org/viewvc/llvm-project?rev=46907&view=rev
Log:
Add a check if the initial value of the induction variable is 0 (the method
comment says it should be).
Modified:
llvm/trunk/include/llvm/Analysis/LoopInfo.h
Modi
Hi,
I've attached an updated version of the patch. It is ready for using
support for APInts in the code generator, but currently it doesn't rely
on this feature. I've added a hack that rounds up the computation
bitwidth to power of 2 (only these bitwidths are allowed: 1, 2, ...,
64). Hack is visib
Hi Dale,
> > It is possible that I'm not solving the real problem here.
> >
> > struct {
> > char a;
> > char b;
> > int c:8;
> > int d:20;
> > } S;
> >
> > When this struct is packed and S is aligned at 4 byte, what alignment
> > should be specified on load instruction to load 'd'
Hi Devang,
> Most likely. Please try again using following patch
>
> http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20080204/058023.html
After updating the tree, both -emit-llvm and --emit-llvm options don't
work properly: llvm-gcc generates native assembly or object files
whe
Author: evancheng
Date: Sat Feb 9 02:36:28 2008
New Revision: 46903
URL: http://llvm.org/viewvc/llvm-project?rev=46903&view=rev
Log:
Remove unused hidden option.
Modified:
llvm/trunk/lib/CodeGen/SimpleRegisterCoalescing.cpp
Modified: llvm/trunk/lib/CodeGen/SimpleRegisterCoalescing.cpp
URL:
20 matches
Mail list logo
