Re: [PATCH] powerpc/defconfigs: Set HZ=1000 on ppc64 and powernv defconfigs

2025-04-15 Thread Madadi Vineeth Reddy
Hi Maddy, Ping. Any thoughts on this? Can it be picked up? Thanks, Madadi Vineeth Reddy On 30/03/25 13:17, Madadi Vineeth Reddy wrote: > Commit 030bdc3fd080 ("powerpc/defconfigs: Set HZ=100 on pseries and ppc64 > defconfigs") lowered CONFIG_HZ from 250 to 100, citing re

[PATCH] powerpc/defconfigs: Set HZ=1000 on ppc64 and powernv defconfigs

2025-03-30 Thread Madadi Vineeth Reddy
_slice and allows fine-tuned scheduling for latency-sensitive workloads. Signed-off-by: Madadi Vineeth Reddy --- arch/powerpc/configs/powernv_defconfig | 2 +- arch/powerpc/configs/ppc64_defconfig | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/powerpc/configs/powernv

Debug Enable in ppc44x_idle

2015-04-06 Thread Vineeth Vijayan
enabled in ppc44x_idle() function ? Thanks Vineeth ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev

Re: [PATCH] [powerpc] Fix Text randomization

2014-11-17 Thread Vineeth Vijayan
On Mon, Nov 17, 2014 at 12:23 PM, Michael Ellerman wrote: > On Fri, 2014-11-14 at 14:42 +0530, Vineeth Vijayan wrote: > > Now there is no way to disable TEXT randomization on a PPC32/PPC64 > > machine. Text randomization happens even in the case of "echo 0 &g

Re: [PATCH] [powerpc] Fix Text randomization

2014-11-17 Thread Vineeth Vijayan
On Mon, Nov 17, 2014 at 12:23 PM, Michael Ellerman wrote: > On Fri, 2014-11-14 at 14:42 +0530, Vineeth Vijayan wrote: >> Now there is no way to disable TEXT randomization on a PPC32/PPC64 >> machine. Text randomization happens even in the case of "echo 0 > >> /proc/

[PATCH] [powerpc] Fix Text randomization

2014-11-14 Thread Vineeth Vijayan
The function randomize_et_dyn is redundant and is removed. Signed-off-by: Vineeth Vijayan --- arch/powerpc/Kconfig |1 + arch/powerpc/include/asm/elf.h |3 +-- arch/powerpc/kernel/process.c |9 - 3 files changed, 2 insertions(+), 11 deletions(-) diff --git a/arch/powerpc/K

Re: powerpc: Fix Text randomization

2014-11-14 Thread Vineeth Vijayan
On Fri, Nov 14, 2014 at 11:50 AM, Michael Ellerman wrote: > On Fri, 2014-11-14 at 11:03 +0530, Vineeth Vijayan wrote: >> ping ! >> >> any update on this ? As i understand, only powerpc and s390 uses the >> randomize_et_dyn call; for all other architecture this is a

Re: powerpc: Fix Text randomization

2014-11-13 Thread Vineeth Vijayan
ping ! any update on this ? As i understand, only powerpc and s390 uses the randomize_et_dyn call; for all other architecture this is an obsolete function call. this call for another patch where randomize_et_dyn is removed. Vineeth On Wed, Oct 15, 2014 at 12:08 PM, Vineeth Vijayan wrote

Re: powerpc: Fix Text randomization

2014-11-13 Thread Vineeth Vijayan
ping ! any update on this ? As i understand, only powerpc and s390 uses the randomize_et_dyn call; for all other architecture this is an obsolete function call. this call for another patch where randomize_et_dyn is removed. On Wed, Oct 15, 2014 at 12:08 PM, Vineeth Vijayan wrote: > On Wed,

Re: powerpc: Fix Text randomization

2014-10-14 Thread Vineeth Vijayan
On Wed, Oct 15, 2014 at 7:38 AM, Michael Ellerman wrote: > On Fri, 2014-10-10 at 05:45:26 UTC, Vineeth Vijayan wrote: >> Right now there is no way to disable TEXT randomization on a PPC32 >> machine. text randomization happens even in the case of "echo 0 > >> /proc/

[PATCH] powerpc: Fix Text randomization

2014-10-09 Thread Vineeth Vijayan
Right now there is no way to disable TEXT randomization on a PPC32 machine. text randomization happens even in the case of "echo 0 > /proc/sys/kernel/randomize_va_space" This happens due to the incorrect definition of ELF_ET_DYN_BASE at arch/powerpc/include/asm/elf.h Signed-of

Re: T1040QDS warm reboot

2014-08-08 Thread Vineeth
Again, warm-reboot WORKS. there's no issue with that. My ONLY concern is i am not able to understand how it works; the ref.manual information and the code doesnt match. Vineeth On Fri, Aug 8, 2014 at 12:35 PM, Priyanka Jain wrote: > Thanks Vineeth for pointing this. > > >

T1040QDS warm reboot

2014-08-07 Thread Vineeth
was given that RST_CTL is at offset 0x40 and the RST is the 7th bit of same. then how's has-rstcr/reboot works ? Vineeth ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev

Re: PREMPT_RT

2013-01-30 Thread Vineeth
Hi, I've added a VDSO patch on my 2.6.32 kernel. When i enabled PREMPT_RT i am getting the below oops messages. What is the reason for this ? When googled, it was mentioned in many places that it is caused by the get_cpu()/put_cpu() preempt disabled region. Can someone help me to understand this ?

PREMPT_RT

2013-01-30 Thread Vineeth
Hi, I've added a VDSO patch on my 2.6.32 kernel. When i enabled PREMPT_RT i am getting the below oops messages. What is the reason for this ? When googled, it was mentioned in many places that it is caused by the get_cpu()/put_cpu() preempt disabled region. Can someone help me to understand this ?

Issue with USB Mass storage on P5020

2013-01-15 Thread Vineeth
When i connect my 500GB seagate HD on a P5020DS, its not getting mounted. This is the dmesg log; am i supposed to change some configuration ? / # dmesg usb 1-1: new high speed USB device using fsl-ehci and address 5 usb 1-1: configuration #1 chosen from 1 choice scsi2 : SCSI emulation for USB Ma

rionet driver with MMIO DMA capability

2012-07-03 Thread Vineeth
le code or modified middle ware driver for rionet/ or any code which uses the low level driver apis with MMIO DMA?? Thanks Vineeth ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev

Re: How to make a memory region to be cache disabled ? Cpu is mpc82XX or mpc83XX.

2012-03-13 Thread Vineeth
You can disable the cache with the help of TLBs. See where it is creating TLBs for the memory regions for that processor. On Wed, Mar 14, 2012 at 8:07 AM, hellohello wrote: > How to make a memory region to be cache disabled in linux? > I'm porting mpc83XX from vxworks to linux. Now meet a quest

Re: Linux port availability for p5010 processor

2011-12-15 Thread Vineeth
12/12/2011 11:33 PM, Vineeth wrote: > > Do we have a linux port available for freescale P5010 processor (with > > single E5500 core) ? > > /(found arch/powerpc/platforms/pseries ; and a some details on > > kernel/cputable.c /) > > p5010 is basically a p5020 with one cor

Linux port availability for p5010 processor

2011-12-12 Thread Vineeth
Do we have a linux port available for freescale P5010 processor (with single E5500 core) ? *(found arch/powerpc/platforms/pseries ; and a some details on kernel/cputable.c *) Is there any reference board which uses this processor ? any reference in DTS file also will be helpful. Thanks Vineeth

AFDX Support in Linux

2011-11-17 Thread Vineeth
Do we have AFDX support in Linux/Rt-Linux ? tried grep.couldnt find any. Thanks Vineeth ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev

Re: IRQ2 and IRQ 3

2011-10-18 Thread Vineeth
interrupts i2c@3000 { #address-cells = <1>; #size-cells = <0>; cell-index = <0>; compatible = "fsl-i2c"; reg = <0x3000 0x100>; interrupts = <43 2>; interrupt-parent = <&mpic>; dfsrr; }; O

Re: Timer interrupt on Linux 3.0.3

2011-09-26 Thread Vineeth
PC107 connected with our processor. Our plan is to use the timer of MPC107 and register our timer_interrupt function with this timer interrupt. I think that's the only workaround left now. Thanks Vineeth On Thu, Sep 22, 2011 at 11:52 AM, MohanReddy koppula wrote: > I had the same issue with an

Re: Timer interrupt on Linux 3.0.3

2011-09-21 Thread Vineeth
we are using embedded60x port of linux3.0.3; we've written the dts file with proper clock-frequency/timebase-frequency values. Do you think we might've missed some configuration in the timer perspective ? On Fri, Sep 16, 2011 at 10:33 PM, Scott Wood wrote: > On 09/16/2011 06:43

Timer interrupt on Linux 3.0.3

2011-09-16 Thread Vineeth
the timer ?? Thanks Vineeth ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev

Re: Fwd: MPC7410 Linux Kernel

2011-08-02 Thread Vineeth
PM, tiejun.chen wrote: > Vineeth wrote: > > Hi, > > > > We are trying to port linux 2.6.38 on MPC7410 based board (This is a > > preparatory design by our customer) > > > > System architecture is as follows, > > > > MPC7410 <=> MPC10

Fwd: MPC7410 Linux Kernel

2011-08-02 Thread Vineeth
Is there any file which gives better idea about the ranges property ? Thanks Vineeth obc7410.dts Description: Binary data ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.ozlabs.org/listinfo/linuxppc-dev

Fwd: MPC7410 BAT Issue

2011-07-13 Thread Vineeth
Hi, We have a MPC7410 based board and we are trying to port Linux on the same. the Board Architecture/UART connection is as follows *MPC7410 ---> MPC107(PCI Bridge) ---> PLX9052(PCI->Local Bus Bridge) ---> UART* The address mapping is as follows PLX9052 @ 0xDB00_ UART @ 0xDB

Cache enable missing while creating TLBs for PPC440 platform.head_44x.S file.

2009-10-28 Thread Vineeth _
tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */ tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */ tlbwe r5,r0,PPC44x_TLB_ATTRIB /* Load the attrib/access fields */ - Is this can be considered as a good patch ? Thanks Vineeth _ _

Re: linux booting fails on ppc440x5 with SRAM

2009-10-14 Thread Vineeth _
Vineeth _ On Mon, Oct 12, 2009 at 7:04 PM, Vineeth _ wrote: > Hi Wolfgang, > > The link says about the initialization of the SDRAM; Does it > applicable in our case, where we have SRAM on our board. Does the > initialization means just clearing the memory in case of SRAM ? We >

Re: linux booting fails on ppc440x5 with SRAM

2009-10-12 Thread Vineeth _
TLB of 16MB for the SRAM which is not cachable. -Vineeth On Fri, Oct 9, 2009 at 5:03 PM, Wolfgang Denk wrote: > Dear Vineeth _, > > In message you > wrote: >> We ported the uboot Memory test and tested the 15MB ram and it was >> successful.interestingly we ha

Re: linux booting fails on ppc440x5 with SRAM

2009-10-09 Thread Vineeth _
, use mtest in uboot to check memory. For ICE, it should be an > detailed memory test function like hardware diagnostic. > > 2009/9/24 Benjamin Herrenschmidt : >> On Wed, 2009-09-23 at 20:19 +0530, Vineeth _ wrote: >>> I am trying to port linux on IBM powerpc-440x5. I have this

linux booting fails on ppc440x5 with SRAM

2009-09-23 Thread Vineeth _
n someone suggest us some clue or details on this. Thanks & Regards, Vineeth LINUX BOOT LOG Initialized the System Initialized the UART Copying Linux Image to RAM > !!! Copyi

Porting linux on PPC405 , XUPv2p board

2008-09-04 Thread Vineeth
eason why the boor process seems to be hanged here ! Thanks in advance, Vineeth ___ Linuxppc-dev mailing list Linuxppc-dev@ozlabs.org https://ozlabs.org/mailman/listinfo/linuxppc-dev