Title: Samsung Enterprise Portal mySingle
Hi Kukjin,
--- Original Message ---
Sender : Kukjin Kim E5/Senior Engineer/SW Solution Development Team/Samsung Electronics
Date : Aug 31, 2011 11:05 (GMT+05:00)
Title : RE: [PATCH 2/2] ARM: EXYNOS4: Add USB PHY initialization for de
Title: Samsung Enterprise Portal mySingle
Hi Kukjin,
--- Original Message ---
Sender : Kukjin Kim E5/Senior Engineer/SW Solution Development Team/Samsung Electronics
Date : Aug 31, 2011 10:42 (GMT+05:00)
Title : RE: [PATCH 1/2] ARM: EXYNOS4: Code cleanup and remove extra functi
On Thu, Sep 01, 2011 at 10:40:27AM +0100, Andrew Stubbs wrote:
> I'm currently trying to get GCC to auto-detect what CPU to optimize
> for by finding out what CPU it's actually running on (the user would
> only have to pass -mcpu=native). It does this simply by reading
> /proc/cpuinfo.
>
> The pr
Is there an tutorial to install qemu in ubuntu and run some linaro image ?
I want to test it.
___
linaro-dev mailing list
linaro-dev@lists.linaro.org
http://lists.linaro.org/mailman/listinfo/linaro-dev
Hi Kukjin,
On Wednesday 31 August 2011 06:31 AM, Kukjin Kim wrote:
Tushar Behera wrote:
Platform data for SDHCI controller on ORIGEN board is missing the
support for 8-bit bus width. The platform data is extended in sync
with other EXYNOS4 machines.
Signed-off-by: Tushar Behera
---
arch/arm
Hi Kukjin,
On Wednesday 31 August 2011 06:23 AM, Kukjin Kim wrote:
Tushar Behera wrote:
-Original Message-
From: Tushar Behera [mailto:tushar.beh...@linaro.org]
Sent: Friday, August 26, 2011 6:39 PM
To: linux-samsung-...@vger.kernel.org
Cc: linaro-dev@lists.linaro.org; kgene@samsung
On Thu, 1 Sep 2011 17:54:55 -0500, Zach Pfeffer wrote:
> On 1 September 2011 17:21, James Westby wrote:
> > On Thu, 1 Sep 2011 17:10:03 -0500, Zach Pfeffer
> > wrote:
> >> We've had two instances of this problem for all the builds we've ever
> >> done. One instance was trying to sync u-boot and
On Thu, Sep 1, 2011 at 5:22 PM, Younes Manton wrote:
> On Thu, Sep 1, 2011 at 4:52 PM, Rob Clark wrote:
>> To allow the potential use of overlays to display video content, a few
>> extra parameters are required:
>>
>> + source buffer in different format (for example, various YUV formats)
>> an
On Fri, Sep 2, 2011 at 10:56 AM, John Stultz wrote:
> On Wed, 2011-08-31 at 07:43 +1200, Michael Hope wrote:
>> I was quite impressed with how steady the process clock was under
>> different CPU loads. It doesn't seem to round up or down to a
>> scheduler tick either which is nice.
>
> Hmm. Very
On Wed, 2011-08-31 at 07:43 +1200, Michael Hope wrote:
> I was quite impressed with how steady the process clock was under
> different CPU loads. It doesn't seem to round up or down to a
> scheduler tick either which is nice.
Hmm. Very interesting results! Its been a little while since I've looke
On 1 September 2011 17:21, James Westby wrote:
> On Thu, 1 Sep 2011 17:10:03 -0500, Zach Pfeffer
> wrote:
>> We've had two instances of this problem for all the builds we've ever
>> done. One instance was trying to sync u-boot and the other was trying
>> to sync the TI LT kernel. John Rigby sugg
On Thu, Sep 1, 2011 at 4:52 PM, Rob Clark wrote:
> To allow the potential use of overlays to display video content, a few
> extra parameters are required:
>
> + source buffer in different format (for example, various YUV formats)
> and size as compared to destination drawable
> + multi-planar
On Thu, 1 Sep 2011 17:10:03 -0500, Zach Pfeffer wrote:
> We've had two instances of this problem for all the builds we've ever
> done. One instance was trying to sync u-boot and the other was trying
> to sync the TI LT kernel. John Rigby suggested the branch approach and
> it seems to have worked,
On 1 September 2011 17:04, James Westby wrote:
> On Thu, 1 Sep 2011 16:51:25 -0500, Zach Pfeffer
> wrote:
>> Anyhow, we have a few ways to solve this issue. I would say that as
>> long as we reference trees whose shas are reachable from the branches
>> in the remote git, then we should be fine.
On Thu, 1 Sep 2011 16:51:25 -0500, Zach Pfeffer wrote:
> Anyhow, we have a few ways to solve this issue. I would say that as
> long as we reference trees whose shas are reachable from the branches
> in the remote git, then we should be fine. From a manifest
> perspective, we like to sync a tip bra
Enclosed please find the link to the Weekly Status report
for the kernel working group for the week ending 2011-08-26.
== Meeting Minutes ==
https://wiki.linaro.org/WorkingGroups/Kernel/Meetings/2011-08-29
== Weekly Status Report ==
https://wiki.linaro.org/WorkingGroups/Kernel/Status/2011-09-01
On 1 September 2011 05:59, Christian Robottom Reis wrote:
> On Tue, Aug 30, 2011 at 11:13:08AM -0500, Zach Pfeffer wrote:
>> > Any other issues that I've missed? Where should we come down in this case?
>>
>> I say we stay the course and fix the issue of sha's disappearing. I
>> feel this way becau
On 01/09/11 12:02, Pawel Moll wrote:
>> If you search the specs on http://infocenter.arm.com for "Main ID
>> register" you should get all the numbers you wish for :-)
>
> Apparently it's called "ID Code Register" for ARM9 and the expected (not
> tested ;-) values would be:
Thanks Paweł, this is ex
On Tue, Aug 30, 2011 at 5:55 AM, Chander Kashyap
wrote:
> mmc data transfer width is set as following:
> WIDE8[5]:
> 0 = Depend on WIDE4
> 1 = 8-bit mode
> WIDE4[1]:
> 1 = 4-bit mode
> 0 = 1-bit mode
>
> In case of 4-bit mode reset 8-bit mode and
> in case of 1-bit mode reset 8-bit mode and 4-bit
Linus Walleij wrote at Thursday, September 01, 2011 3:33 AM:
> This adds a driver for the U300 pinmux portions of the system
> controller "SYSCON". It also serves as an example of how to use
> the pinmux subsystem. This driver also houses the platform data
> for the only supported platform.
> diff
Linus Walleij wrote at Thursday, September 01, 2011 3:32 AM:
> This creates a subsystem for handling of pin control devices.
> These are devices that control different aspects of package
> pins.
Overall, I think this is beginning to look very good. Thanks for taking
care of my requests.
I want to
To allow the potential use of overlays to display video content, a few
extra parameters are required:
+ source buffer in different format (for example, various YUV formats)
and size as compared to destination drawable
+ multi-planar formats where discontiguous buffers are used for
differen
Linus Walleij wrote at Thursday, September 01, 2011 3:13 AM:
...
> I will need Arnds or similars advice on it so we don't
> grow a lib/mysql into the kernel with this kind of
> schemes and get slammed for overcomplicating
> things when trying to merge the beast.
I /think/ the whole multi-row thing
Enclosed please find the link to the Meeting Minutes & Weekly Status report
for the Power Management working group for the week ending 2011-08-26.
== Meeting Minutes ==
https://wiki.linaro.org/WorkingGroups/PowerManagement/Meetings/2011-08-31
== Weekly Status Report ==
https://wiki.linaro.org/W
On Mon, Aug 29, 2011 at 3:38 AM, Per Forlin wrote:
> Reported by Russell King:
>
> mmcblk0: error -84 transferring data, sector 149201, nr 64,
> cmd response 0x900, card status 0xb00
> mmcblk0: retrying using single block read
>
> WARNING: at /home/rmk/git/linux-2.6-rmk/lib/dma-debug.
The Linaro Power Management Working Group has created a Launchpad project to
develop functional test suite for the power management blocks on arm:
* cpuidle
* cpufreq
* cpu hotplug
* sched_mc
This test suite would allow to quickly spot configuration errors and
regressions in existing
functional
On Sun, 2011-08-28 at 10:35 +0800, Andy Green wrote:
> On 08/28/2011 05:20 AM, Somebody in the thread at some point said:
> > But I've got an open mind and am willing to try it out and figure out a
> > workflow. I suspect for me it really won't be anything other then a
> > different location to "gi
On Thu, 2011-09-01 at 10:45 +0100, Jon Medhurst (Tixy) wrote:
> On Wed, 2011-08-31 at 21:05 -0700, John Stultz wrote:
> > It seems the linaro-dev list isn't configed to avoid mailing folks who
> > are already recipients of the email.
>
> Go to http://lists.linaro.org/mailman/options/linaro-dev
>
On Thu, 1 Sep 2011 13:23:37 +0200
Alexander Sack wrote:
> On Thu, Sep 1, 2011 at 1:05 PM, Christian Robottom Reis
> wrote:
>
> > On Wed, Aug 31, 2011 at 02:19:08PM +0300, Paul Sokolovsky wrote:
> > > Hello Christian,
> > >
> > > On Tue, 30 Aug 2011 12:43:40 -0300
> > > Christian Robottom Reis w
On Wed, Aug 31, 2011 at 09:05:55PM -0700, John Stultz wrote:
> It seems the linaro-dev list isn't configed to avoid mailing folks who
> are already recipients of the email. So if you're on linaro-dev and
> you're also To/CC'ed in the email, you get it twice (three times if your
> other work email w
> > PS. The number I quoted are valid when "CPU implementer" == 0x41 (ARM Ltd.)
>
> What about non-ARM implementations from e.g. Qualcomm and Marvell?
Sorry, I have no access to theirs specs and the ARM ARM (Architecture
Reference Manual) does not enforce any particular numbering scheme.
Some SA
On Thursday 01 September 2011, Andrew Stubbs wrote:
> Hi all,
>
> I'm currently trying to get GCC to auto-detect what CPU to optimize for
> by finding out what CPU it's actually running on (the user would only
> have to pass -mcpu=native). It does this simply by reading /proc/cpuinfo.
>
> The p
On 1 September 2011 12:02, Pawel Moll wrote:
>> If you search the specs on http://infocenter.arm.com for "Main ID
>> register" you should get all the numbers you wish for :-)
>
> Apparently it's called "ID Code Register" for ARM9 and the expected (not
> tested ;-) values would be:
>
> ARM926 - 0x9
On 1 September 2011 10:40, Andrew Stubbs wrote:
> Hi all,
>
> I'm currently trying to get GCC to auto-detect what CPU to optimize for by
> finding out what CPU it's actually running on (the user would only have to
> pass -mcpu=native). It does this simply by reading /proc/cpuinfo.
>
> The problem
> I actually did look for a bit and never found a definitive list. I've
> found descriptions of the bitfield and some sample values, but I haven't
> seen an actual official list.
That's correct, I don't think such a list exists (at least within
official ARM specs). What I meant is searching for th
On Thu, Sep 1, 2011 at 1:05 PM, Christian Robottom Reis wrote:
> On Wed, Aug 31, 2011 at 02:19:08PM +0300, Paul Sokolovsky wrote:
> > Hello Christian,
> >
> > On Tue, 30 Aug 2011 12:43:40 -0300
> > Christian Robottom Reis wrote:
> >
> > > On Tue, Aug 30, 2011 at 01:25:15PM +0300, Paul Sokolovsky
W dniu 01.09.2011 12:20, Pawel Moll pisze:
>> Does anybody have a list of such numbers?
ARM926 - 0x926 (atmel at91sam9263)
ARM920 - 0x920 (atmel at91rm9200)
I have some armv4t/v5t/v6 systems here but none of them under power.
___
linaro-dev mailing lis
On Thu, Sep 01, 2011 at 11:20:21AM +0100, Pawel Moll wrote:
> > Does anybody have a list of such numbers?
>
> If you search the specs on http://infocenter.arm.com for "Main ID
> register" you should get all the numbers you wish for :-)
I actually did look for a bit and never found a definitive li
On Wed, Aug 31, 2011 at 02:19:08PM +0300, Paul Sokolovsky wrote:
> Hello Christian,
>
> On Tue, 30 Aug 2011 12:43:40 -0300
> Christian Robottom Reis wrote:
>
> > On Tue, Aug 30, 2011 at 01:25:15PM +0300, Paul Sokolovsky wrote:
> > > Yeah, I have patch for that. But we cannot use before upstream
> If you search the specs on http://infocenter.arm.com for "Main ID
> register" you should get all the numbers you wish for :-)
Apparently it's called "ID Code Register" for ARM9 and the expected (not
tested ;-) values would be:
ARM926 - 0x926
ARM946 - 0x946
ARM966 - 0x966
etc., you get the pict
On Tue, Aug 30, 2011 at 11:13:08AM -0500, Zach Pfeffer wrote:
> > Any other issues that I've missed? Where should we come down in this case?
>
> I say we stay the course and fix the issue of sha's disappearing. I
> feel this way because its:
>
> 1. Technically feasible in the short term.
> 2. Sav
> Does anybody have a list of such numbers?
If you search the specs on http://infocenter.arm.com for "Main ID
register" you should get all the numbers you wish for :-)
> Or else, perhaps people could just post any number they happen to know?
For v6 and v7 processors, the /proc/cpuinfo's "CPU par
On Wed, 2011-08-31 at 21:05 -0700, John Stultz wrote:
> It seems the linaro-dev list isn't configed to avoid mailing folks who
> are already recipients of the email.
Go to http://lists.linaro.org/mailman/options/linaro-dev
and select "Avoid duplicate copies of messages".
Interestingly, for me, t
Hi all,
I'm currently trying to get GCC to auto-detect what CPU to optimize for
by finding out what CPU it's actually running on (the user would only
have to pass -mcpu=native). It does this simply by reading /proc/cpuinfo.
The problem is finding what magic numbers correspond to what CPU. I'v
From: Linus Walleij
This adds a driver for the U300 pinmux portions of the system
controller "SYSCON". It also serves as an example of how to use
the pinmux subsystem. This driver also houses the platform data
for the only supported platform.
Signed-off-by: Linus Walleij
---
ChangeLog v5->v6:
From: Linus Walleij
This hooks the pinmux driver into the U300 platform and deletes
the old machine-specific driver.
Signed-off-by: Linus Walleij
---
arch/arm/mach-u300/Kconfig |2 +
arch/arm/mach-u300/Makefile |2 +-
arch/arm/mach-u300/core.c
From: Linus Walleij
This makes the AMBA PrimeCell drivers request padmuxing for
themselves in the same manner as clocks and voltage is currently
requested.
Signed-off-by: Linus Walleij
---
drivers/amba/bus.c | 49 -
include/linux/amba/bus.h |
From: Linus Walleij
This is the sixth iteration of the controller subsystem, most
changes are described in the first patch, copied here for reference:
ChangeLog v5->v6:
- Create an abstract pin group concept that can sort pins into
named and enumerated groups no matter what the use of these
Damn gmail punished me when writing the reply, sent by mistake :-(
And I intended to post v6 first.
These parts were being typed as I screwed up:
On Thu, Sep 1, 2011 at 10:59 AM, Linus Walleij wrote:
> function and group names shall match what is
> presented from the pin controller driver.
>
>
On Mon, Aug 29, 2011 at 11:32 PM, Stephen Warren wrote:
> 1) There is still a 1:1 correspondence between what a function in the
> pinmux core<->driver interface, and the pinmux mapping table. I believe
> we need a 1:n correspondence.
Yes I know that, but the positions were never
about solving th
50 matches
Mail list logo
