It worked. Thanks a lot.
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
Hi,
> -Original Message-
> From: Burak Öçalan via gem5-users
> Sent: 27 July 2021 17:05
> To: gem5-users@gem5.org
> Cc: Burak Öçalan
> Subject: [gem5-users] Adding ArmTLB to prefetchers
>
> Hi.
>
> I'm working on Indirect Memory Prefetcher. This prefetcher requires a TLB to
> work correc
A quick addition:
a similar question is asked in the past and the link to given answer is below:
https://lists.gem5.org/archives/list/gem5-users@gem5.org/message/HIMQPXOS5V4RNQDTW4DILM7HUCDFGS5M/
This again gives the same error in ARM simulations.
___
