Quoting Achilleas Anastasopoulos <[EMAIL PROTECTED]>:
> Dear all,
>
> I am trying to understand exactly what kind of SP
> is going on the Rx and Tx path of the FPGA and basic
> Rx/Tx.
>
> I am attaching an eps file (and an xfig file) with a hypothesized block
> diagram that is the result of all th
Quoting "Damien B." <[EMAIL PROTECTED]>:
> Hi Matt,
> I came up with the same diagram with a few difference. Could you confirm them
> ?
>
> - the cordic stage in TX chain is disable (V0.8)
>
> - DA converter can work at 128MS/s but the txsync is muxing at 32MS/s
> for each channel
Sort of. The A
That is the shape of the 4-stage decimating CIC filter in the FPGA. For
now, sample at 2X or 4X the desired band width and then process using the
host processor. Half band filters are on the way to help correct this
problem.
On Mon, 18 Apr 2005, Lamar Owen wrote:
> Anyone have any idea why
Hi Matt,
I came up with the same diagram with a few difference. Could you confirm them ?
- the cordic stage in TX chain is disable (V0.8)
- DA converter can work at 128MS/s but the txsync is muxing at 32MS/s
for each channel
Thanks, cheers
Damien
On 4/19/05, Matt Ettus <[EMAIL PROTECTED]> wrote
Quoting Achilleas Anastasopoulos <[EMAIL PROTECTED]>:
> Dear all,
>
> I am trying to understand exactly what kind of SP
> is going on the Rx and Tx path of the FPGA and basic
> Rx/Tx.
>
> I am attaching an eps file (and an xfig file) with a hypothesized block
> diagram that is the result
Anyone have any idea why the noise floor baselines would be curved? Attached
is a png of an example.
I would have expected it to be flatter.
--
Lamar Owen
Director of Information Technology
Pisgah Astronomical Research Institute
1 PARI Drive
Rosman, NC 28772
(828)862-5554
www.pari.edu
<>__
Dear all,
I am trying to understand exactly what kind of SP
is going on the Rx and Tx path of the FPGA and basic
Rx/Tx.
I am attaching an eps file (and an xfig file) with a hypothesized block
diagram that is the result of all the information I have
collected on the website and the discussions.
Can
On Mon, Apr 18, 2005 at 01:50:12PM -0400, Rahul Dhar wrote:
> Is it possible to create a hierarchical block with two blocks as the
> "head" block? For example, I want to do the following:
>
> USRP Rx -> Demodulator -> ...
> USRP Rx -> Signal power calculator
>
> The Demodulator and Signal power
On the air. Thanks.
Bob
Eric Blossom wrote:
On Mon, Apr 18, 2005 at 01:58:54PM -0400, Robert W McGwier wrote:
Eric:
This file does not exist anywhere on my home or work system. I did clean
installs on both machines recently now that I am able to work both at home
and work on the same platform.
On Fri, Apr 15, 2005 at 09:59:54PM +, Deqiang chen wrote:
>
>
> >From: Eric Blossom <[EMAIL PROTECTED]>
> >To: Deqiang chen <[EMAIL PROTECTED]>
> >CC: Discuss-gnuradio@gnu.org
> >Subject: Re: [Discuss-gnuradio] Re: FSK now (really) working at 100kbit/sec
> >Date: Fri, 15 Apr 2005 12:52:54 -07
On Mon, Apr 18, 2005 at 01:58:54PM -0400, Robert W McGwier wrote:
> Eric:
>
> This file does not exist anywhere on my home or work system. I did clean
> installs on both machines recently now that I am able to work both at home
> and work on the same platform.
OK. I've put the latest .rbf's on
Eric:
This file does not exist anywhere on my home or work system. I did clean
installs on both machines recently now that I am able to work both at home
and work on the same platform.
I have long since done the burn-basic-eeprom at home, I may not have the
latest bits but it is done so this is no
Given also that the MT4937 is a cable-modem thingy, the analog outputs
would pretty-much
be *designed* to feed a high-speed A/D directly.
Matt Ettus wrote:
I was really surprised that there basically is no circuitry (like
opamp-based impedance matching) between the tuners' output and the ADC
I found an old rbf file in a bzipped copy of stuff at home. I installed
that in
rev2 usrp directory in /usr/local/share/usrp/rev2 and the board informs
me that
these daughters are already initialized. I knew this but this was a
test. So
code and hardware work when all the pieces are here.
The
Is it possible to create a hierarchical block with two blocks as the
"head" block? For example, I want to do the following:
USRP Rx -> Demodulator -> ...
USRP Rx -> Signal power calculator
The Demodulator and Signal power shpuld be the head blocks of a
hierarchical block. Is there some magic wi
> I was really surprised that there basically is no circuitry (like
> opamp-based impedance matching) between the tuners' output and the ADC.
The ADC is a high impedance input, so you essentially feed it with a voltage.
Its also a pretyt low frequency at that point so you don't care about
refl
On Mon, Apr 18, 2005 at 11:24:22AM -0400, Robert W McGwier wrote:
> I am past the wx module. It was just as suggested, I had python2.4
> first in line,
> wxpython was made for python2.3 (what a dummy) and it could not find it.
> Fixed here.
>
> Now I am onto usrp stuff, trying to get the burn-ba
On Sun, Apr 17, 2005 at 12:59:29PM -0700, Matt Ettus wrote:
> Quoting Harald Welte <[EMAIL PROTECTED]>:
>
> > Hi!
> >
> > Since my TVRX frontend just arrived the other day (even without having
> > to pay any taxes, this has never happened for anything I ordered from
> > the US so far), I would be
I am past the wx module. It was just as suggested, I had python2.4
first in line,
wxpython was made for python2.3 (what a dummy) and it could not find it.
Fixed here.
Now I am onto usrp stuff, trying to get the burn-basic-eeprom to run.
I got the following error message and follow on listings th
19 matches
Mail list logo