Re: [gem5-users] How to do power profiling of a benchmark program? Do I need gem5 for this?

2012-10-16 Thread Andreas Hansson
Hi Jaishankar,

If you really want to do a power-controlled Linux-scheduler then it sounds more 
like a PhD thesis (or two) to me :)

Currently, there is no on-line power model in gem5, so this is the first thing 
to address, and this applies to CPU, caches, interconnect, DRAM, I/O etc. The 
power monitors also have to be exposed to the OS one way or another, which 
would require driver support. Once all that is working, the bits and pieces you 
mention have to be solved, I.e. given a total power/energy reading, how do you 
pin it to different threads/applications. Lots to do in other words.

Good luck,

Andreas


From: Jaishankar Thommandram mailto:jaish...@buffalo.edu>>
Reply-To: gem5 users mailing list 
mailto:gem5-users@gem5.org>>
Date: Tuesday, 16 October 2012 00:08
To: "gem5-users@gem5.org" 
mailto:gem5-users@gem5.org>>
Subject: [gem5-users] How to do power profiling of a benchmark program? Do I 
need gem5 for this?

Hello,

I am a Masters student, my project is to do Task scheduling among Multicore CPU 
- Dynamic temperature aware scheduling - DTAS.
I am a newbie user of architecture/perfomance simulator tools.

I just have a basic idea of how to proceed with the project.. My first step is 
to do the power profiling..

I need a power profile for a benchmark program. I will give this profile as 
input to my task scheduler, that I will create later on. Can you tell me what 
is the tool that I need for creating power profile? and also some basics on how 
to go about it?
I want to create a log of events (events are recorded when a threshold value of 
temperature is crossed by the task) and get a complete queue of all events with 
-
Each element (t, P, loc) having values
t- time of execution,
P- change in power caused by this event.
loc- indicating which core is utilized.

I am a new user, have just installed linux and had built gem5. I don't know if 
gem5 is the tool I would need to use for power profiling.
Should I use Wattch/Simplescalar?

p.s: i haven't created the scheduler yet,, want to start off by doing the power 
profiling first. So, any help or suggestion is welcome!


Regards,

Jaishankar

-- IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


[gem5-users] Hardware Prefetching in Ruby Memory Model

2012-10-16 Thread Malek Musleh
Hi,

I have a question about implementing prefetching with the Ruby Memory
Model. Looking at the Sequencer.cc code, there is a comment about how
hardware prefetches should be issued in the makeRequest() routine.
Now, I can sort of understand why hardware prefetches should be issued
from the sequencer (not necessarily where that comment is placed),
because that is the way normal cpu request get issued to ruby.

In view of that, I have ported over the existing gem5 prefetcher
models (tagged, stride, ghb) from the Classic Memory to work with
Ruby. From initial testing it seems to work fine, but the issue I have
is that this only applies for L1 prefetching.

Now, does it really make sense to implement prefetching at the L1
level different than the L2? Wouldn't it make sense that the
cacheMemory Module perform the prefetch->notify() and scheduke/issue
the prefetches in all cases perform? In otherwords, is the comment I
am referring to still valid, and what is the main justification for
having it issued from that location?


Malek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


Re: [gem5-users] CLFLUSH support in X86?

2012-10-16 Thread Manu Awasthi
Paul V. Gratz  gratz1.com> writes:

> 
> Thanks Tony!  I'd like to get a copy of your patches for ARM if/when
> you get a chance, though my first interest is x86 at the moment.
> 
> Did you hit any other roadblocks in getting the JRE up and running on
> ARM?  We'd like to run the JRE on x86, followed by JikesRVM.
> Paul

Paul,
Were you able to get JRE running on x86? If so, can you post a brief outline of 
the steps?

Thanks,
Manu

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


[gem5-users] Clean/Invalidate a cache.

2012-10-16 Thread Anthony Gutierrez
Hello Everyone,

I am trying to clean and/or invalidate all cache lines during a drain. I
think I would need to iterate through every cache block and call
writebackBlock() to put them in the writeback buffer. Anybody have any
suggestions on how to do this? I.e., how to prevent drain from completing
until all writebacks have completed. Also, how should the MSHRs be handled?
I am assuming for the cache to be truly cleaned the MSHRs would need to be
empty as well? Any ideas?

Thanks,
Tony
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Installing Java/JRE for x86

2012-10-16 Thread Manu Awasthi
Hello,
I am wondering if there is any documentation on installing java/jre
for x86 disk images? I tried following the instructions for ARM, but I
am guessing that is dependent on booting Ubuntu?

All help is appreciated.


Thanks,
Manu
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


[gem5-users] Questions about DataBlock in Ruby

2012-10-16 Thread Cookie
Hi,

I have a question about the data fetched from main memory. As in
MESI_CMP_directory-L2cache.sm, action "ee_sendDataToGetXRequestor' sends
the cache block (phyaddr and real data) to the requestor. It also prints
out the debug information as " DPRINTF(RubySlicc, "Address: %s,
Destination: %s, DataBlock: %s\n", out_msg.Address, out_msg.Destination,
out_msg.DataBlk);". I noticed that the out_msg.DataBlk is always 0x0, as
below:

33943500: system.l2_cntrl1: MESI_CMP_directory-L2cache.sm:557: Address:
[0x7255240, line 0x7255240], Destination: [NetDest (4) 0 1  - 0 0  - 0  - 0
 - ], DataBlock: [ 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 ]

And of course the received data of L1cache is also 0. However, I don't
think the real data block can always be 0. Is there anything wrong about my
cache configuration or there is no real data contained in cache blocks?

Another question is about the NetDest class. As shown in the debug
information, the destination information is like  [NetDest (4) 0 1  - 0 0
 - 0  - 0  - ]. I wonder what this information means. I configured the
system as 2-core CMP with private L1I/L1D caches and 2 shared L2 caches
(3MB/bank). I think it means there are two L2 cache banks, located on each
CPU tile separately, but they are accessed as a whole unified L2 cache
indexing by physical addresses for both two cores. Is it correct? If it is
correct, could you please explain what the information [NetDest (4) 0 1  -
0 0  - 0  - 0  - ] means under this configuration? Thank you for your help!


Best,
Yingying
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] stats.txt

2012-10-16 Thread Tianwei Zhang
Hi:

Could someone tell me, which source file deals with writing simulation results 
into gem5/m5out/stats.txt?

Thanks a lot

Tianwei

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


Re: [gem5-users] Questions about DataBlock in Ruby

2012-10-16 Thread Cookie
Hi,

I am sorry but I was wrong for the 1st question. When I run the simulator
long enough it started printing out data blocks with real value. So I think
the all-zero information is not the real simulation.

But I still have the 2nd question. When I set my system as 2-core CMP,
MESI_CMP_directory protocol, two 3MB/bank L2 caches, the NetDest info is
like  [NetDest (4) 0 1  - 0 0  - 0  - 0  - ]
When I set it as 4-core CMP, MESI_CMP_directory, two 3MB/bank L2 caches,
the NetDest info is like [NetDest (4) 0 0 0 0  - 1 0  - 0  - 0  - ]. Could
you please explain what each field in the NetDest info means? Thank you and
sorry again for the trouble.


Thanks,
Yingying

On Tue, Oct 16, 2012 at 2:54 PM, Cookie  wrote:

> Hi,
>
> I have a question about the data fetched from main memory. As in
> MESI_CMP_directory-L2cache.sm, action "ee_sendDataToGetXRequestor' sends
> the cache block (phyaddr and real data) to the requestor. It also prints
> out the debug information as " DPRINTF(RubySlicc, "Address: %s,
> Destination: %s, DataBlock: %s\n", out_msg.Address, out_msg.Destination,
> out_msg.DataBlk);". I noticed that the out_msg.DataBlk is always 0x0, as
> below:
> 
> 33943500: system.l2_cntrl1: MESI_CMP_directory-L2cache.sm:557: Address:
> [0x7255240, line 0x7255240], Destination: [NetDest (4) 0 1  - 0 0  - 0  - 0
>  - ], DataBlock: [ 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 ]
> 
> And of course the received data of L1cache is also 0. However, I don't
> think the real data block can always be 0. Is there anything wrong about my
> cache configuration or there is no real data contained in cache blocks?
>
> Another question is about the NetDest class. As shown in the debug
> information, the destination information is like  [NetDest (4) 0 1  - 0 0
>  - 0  - 0  - ]. I wonder what this information means. I configured the
> system as 2-core CMP with private L1I/L1D caches and 2 shared L2 caches
> (3MB/bank). I think it means there are two L2 cache banks, located on each
> CPU tile separately, but they are accessed as a whole unified L2 cache
> indexing by physical addresses for both two cores. Is it correct? If it is
> correct, could you please explain what the information [NetDest (4) 0 1  -
> 0 0  - 0  - 0  - ] means under this configuration? Thank you for your help!
>
>
> Best,
> Yingying
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Questions about DataBlock in Ruby

2012-10-16 Thread Malek Musleh
Hi Yingying,

NetDest indicates in which of the Memory Caches the address is present
in the protocols MachineType. In the case for MESI there are 4:
(L1Cache, L2Cache, Directory, DMA).

[NetDest (4) 0 1  - 0 0  - 0  - 0  - ]

In this case the tag is present only in the second L1Cache (L1Cache1)

[NetDest (4) 0 0 0 0  - 1 0  - 0  - 0  - ]

In this case the tag is present only in the first L2Cache (L2Cache0)

The << routine for NetDest prints the set in the order of L1Caches -
L2Cache - Directory - DMA.

In both your simulations, you did not change the number of directories
or DMA Caches.

Malek

On Tue, Oct 16, 2012 at 5:53 PM, Cookie  wrote:
> Hi,
>
> I am sorry but I was wrong for the 1st question. When I run the simulator
> long enough it started printing out data blocks with real value. So I think
> the all-zero information is not the real simulation.
>
> But I still have the 2nd question. When I set my system as 2-core CMP,
> MESI_CMP_directory protocol, two 3MB/bank L2 caches, the NetDest info is
> like  [NetDest (4) 0 1  - 0 0  - 0  - 0  - ]
> When I set it as 4-core CMP, MESI_CMP_directory, two 3MB/bank L2 caches, the
> NetDest info is like [NetDest (4) 0 0 0 0  - 1 0  - 0  - 0  - ]. Could you
> please explain what each field in the NetDest info means? Thank you and
> sorry again for the trouble.
>
>
> Thanks,
> Yingying
>
>
> On Tue, Oct 16, 2012 at 2:54 PM, Cookie  wrote:
>>
>> Hi,
>>
>> I have a question about the data fetched from main memory. As in
>> MESI_CMP_directory-L2cache.sm, action "ee_sendDataToGetXRequestor' sends the
>> cache block (phyaddr and real data) to the requestor. It also prints out the
>> debug information as " DPRINTF(RubySlicc, "Address: %s, Destination: %s,
>> DataBlock: %s\n", out_msg.Address, out_msg.Destination, out_msg.DataBlk);".
>> I noticed that the out_msg.DataBlk is always 0x0, as below:
>> 
>> 33943500: system.l2_cntrl1: MESI_CMP_directory-L2cache.sm:557: Address:
>> [0x7255240, line 0x7255240], Destination: [NetDest (4) 0 1  - 0 0  - 0  - 0
>> - ], DataBlock: [ 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
>> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
>> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
>> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 ]
>> 
>> And of course the received data of L1cache is also 0. However, I don't
>> think the real data block can always be 0. Is there anything wrong about my
>> cache configuration or there is no real data contained in cache blocks?
>>
>> Another question is about the NetDest class. As shown in the debug
>> information, the destination information is like  [NetDest (4) 0 1  - 0 0  -
>> 0  - 0  - ]. I wonder what this information means. I configured the system
>> as 2-core CMP with private L1I/L1D caches and 2 shared L2 caches (3MB/bank).
>> I think it means there are two L2 cache banks, located on each CPU tile
>> separately, but they are accessed as a whole unified L2 cache indexing by
>> physical addresses for both two cores. Is it correct? If it is correct,
>> could you please explain what the information [NetDest (4) 0 1  - 0 0  - 0
>> - 0  - ] means under this configuration? Thank you for your help!
>>
>>
>> Best,
>> Yingying
>
>
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


[gem5-users] Sorry for sending a similar mail

2012-10-16 Thread 이주성
Hi, I'm Joosung Lee.
I'm sorry for bothering you to send a similar mail.
But I'm eagerly wanna know about the way to port my own app on the gem5.

I'm trying to run my own application on Android Gingerbread with gem5.

I mounted ARMv7a-Gingerbread-Android.SMP.mouse.nolock.clean.img and put my
apk file in the /mounted-directory/system/app directory.
And then, I added some lines to Benchmarks.py file in
/gem5-directory/configs/common/ as below.
'helloworld-gb':[SysConfig('helloworld-gb.rcS', '256MB',

'ARMv7a-Gingerbread-Android.SMP.mouse.nolock.clean.img')],

After that, I made some rcS fils in the /gem5-directory/configs/boot/
directory.
Which is helloworld-gb.rcS, as below.

run_hello_test() {
am start -a android.intent.action.MAIN -n
com.example.helloworld/com.example.helloworld.MainActivity
return
}

sleep 10
/sbin/m5 dumpstats
/sbin/m5 resetstats
run_hello_test

Finally, I typed build/ARM/gem5.opt configs/example/fs.py -b helloworld-gb
--kernel=vmlinux.smp.mouse.arm to run.
However after booting done, nothing happened but only shows screen lock.
I thought it's weird because the OS which with BBench were not showed
screen lock.
So I modified Benchmarks.py again as
'helloworld-gb':[SysConfig('helloworld-gb.rcS', '256MB',

'ARMv7a-Gingerbread-Android.SMP.mouse.nolock.img')],
to use the non-clean version OS.
But it only shows the web browser.

What can I do to remove the screen lock and run my own application on clean
version OS?
Or what can I do to run my own application on non-clean version? (How can
modify it to not showing web browser?)

Please help me...
sorry for my poor English...
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Sorry for sending a similar mail

2012-10-16 Thread 이주성
I think I figured out that my own application not even started.
The screen lock which I seen was just came out by the time-out, I guess.
I type the ps instruction in the terminal.
However, there were not exist my own application.
The output below shows the ps results.
USER PID   PPID  VSIZE  RSS WCHANPC NAME
root  1 0 320168   c00c4ca4 875c S /init
root  2 0 0  0 c0060a54  S kthreadd
root  3 2 0  0 c0051514  S ksoftirqd/0
root  4 2 0  0 c007ec40  S migration/0
root  5 2 0  0 c007f1fc  S watchdog/0
root  6 2 0  0 c005d2d8  S events/0
root  7 2 0  0 c005d2d8  S khelper
root  102 0  0 c0066ddc  S async/mgr
root  132 0  0 c005d2d8  S suspend
root  147   2 0  0 c009d92c  S sync_supers
root  149   2 0  0 c009e3d8  S bdi-default
root  151   2 0  0 c005d2d8  S kblockd/0
root  157   2 0  0 c005d2d8  S ata_aux
root  158   2 0  0 c005d2d8  S ata_sff/0
root  163   2 0  0 c01f09d0  S khubd
root  166   2 0  0 c020f22c  S kseriod
root  170   2 0  0 c005d2d8  S kmmcd
root  260   2 0  0 c005d2d8  S rpciod/0
root  268   2 0  0 c007f4e4  S khungtaskd
root  269   2 0  0 c009842c  S kswapd0
root  319   2 0  0 c005d2d8  S aio/0
root  326   2 0  0 c005d2d8  S nfsiod
root  370   2 0  0 c005d2d8  S scsi_tgtd/0
root  375   2 0  0 c01b7d38  S scsi_eh_0
root  397   2 0  0 c005d2d8  S kpsmoused
root  433   2 0  0 c005d2d8  S usbhid_resumer
root  436   2 0  0 c005d2d8  S binder
root  465   1 3004 c00c4ca4 875c S /sbin/ueventd
system631   1 820216   c023d8c4 afd0b6fc S
/system/bin/servicemanager
root  632   1 3872   524    afd0bdac S /system/bin/vold
root  634   1 680200   c0273eac afd0c0cc S /system/bin/debuggerd
root  635   1 1284   456   c00651e0 afd0bdac S /system/bin/rild
bluetooth 638   1 1268   524   c00c4ca4 afd0c59c S
/system/bin/dbus-daemon
root  639   1 828332   c02d047c afd0b45c S /system/bin/installd
keystore  641   1 1756   252   c0273eac afd0c0cc S /system/bin/keystore
root  642   1 748200   c004ed30 afd0c3ac S /system/bin/sh
root  643   1 1352   4  8294 S /sbin/adbd
root  660   2 0  0 c00d3944  S flush-8:0
media 707   1 17876  3576   afd0b6fc S
/system/bin/mediaserver
root  708   1 3848   276    afd0bdac S /system/bin/netd
root  709   1 61388  26576 c00c4ca4 afd0b844 S zygote
system716   709   138148 40288  afd0b6fc S system_server
system787   709   75536  22936  afd0c51c S com.android.systemui
app_15792   709   78356  19564  afd0c51c S
com.android.inputmethod.latin
radio 819   709   83760  19876  afd0c51c S com.android.phone
app_9 839   709   74548  19768  afd0c51c S android.process.acore
app_5 873   709   85648  29112  afd0c51c S com.android.launcher
app_1 899   709   74096  17384  afd0c51c S
com.android.providers.calendar
app_11907   709   71988  17124  afd0c51c S android.process.media
root  920   642   908244    afd0b45c R ps

So I conclude myself that "am start" instruction does not work.
Or naturally not working in the *.rcS files.
Then how can I start up my app?
Please help me...
Thank you!

Joosung Lee


2012/10/17 이주성 

> Hi, I'm Joosung Lee.
> I'm sorry for bothering you to send a similar mail.
> But I'm eagerly wanna know about the way to port my own app on the gem5.
>
> I'm trying to run my own application on Android Gingerbread with gem5.
>
> I mounted ARMv7a-Gingerbread-Android.SMP.mouse.nolock.clean.img and put
> my apk file in the /mounted-directory/system/app directory.
> And then, I added some lines to Benchmarks.py file in
> /gem5-directory/configs/common/ as below.
> 'helloworld-gb':[SysConfig('helloworld-gb.rcS', '256MB',
>
> 'ARMv7a-Gingerbread-Android.SMP.mouse.nolock.clean.img')],
>
> After that, I made some rcS fils in the /gem5-directory/configs/boot/
> directory.
> Which is helloworld-gb.rcS, as below.
>
> run_hello_test() {
> am start -a android.intent.action.MAIN -n
> com.example.helloworld/com.example.helloworld.MainActivity
> return
> }
>
> sleep 10
> /sbin/m5 dumpstats
> /sbin/m5 resetstats
> run_hello_test
>
> Finally, I typed build/ARM/gem5.opt configs/example/fs.py -b
> helloworld-gb --kernel=v

[gem5-users] running bbench on gem5

2012-10-16 Thread Amit Singh
Hey

Is this some generic problem with gem5 or I am doing something wrong??
   Simulation is doing good for default input parameters but when I am
specifying parameters then following error is coming again and again.

command line: build/ARM/gem5.opt --outdir=bbench2 configs/example/fs.py -b
bbench-gb --num-cpus=2 --caches --l1d_size=32kB --l1d_assoc=4
--l1i_size=32kB --l1i_assoc=4 --l2cache --l2_size=512kB --l2_assoc=8
--cacheline_size=64 --kernel=vmlinux.smp.mouse.arm --frame-capture
--cpu-type=arm_detailed
Global frequency set at 1 ticks per second
info: kernel located at:
/home/amit/Gem5+/dist/arm-system-2011-08/binaries/vmlinux.smp.mouse.arm
Listening for system connection on port 5900
Listening for system connection on port 3456
0: system.remote_gdb.listener: listening for remote gdb #0 on port 7000
0: system.remote_gdb.listener: listening for remote gdb #1 on port 7001
info: Using bootloader at address 0x8000
 REAL SIMULATION 
info: Entering event queue @ 0.  Starting simulation...
warn: The clidr register always reports 0 caches.
warn: clidr LoUIS field of 0b001 to match current ARM implementations.
warn: The csselr register isn't implemented.
warn: instruction 'mcr bpiallis' unimplemented
warn: instruction 'mcr icialluis' unimplemented
4036799500: system.terminal: attach terminal 0
warn: The ccsidr register isn't implemented and always reads as 0.
warn: instruction 'mcr dccimvac' unimplemented
warn: instruction 'mcr dccmvau' unimplemented
warn: instruction 'mcr icimvau' unimplemented
warn: instruction 'mcr bpiallis' unimplemented
warn: allocating bonus target for snoop
warn: allocating bonus target for snoop
warn: LCD dual screen mode not supported
warn: instruction 'mcr bpiallis' unimplemented
warn: instruction 'mcr icialluis' unimplemented
warn: instruction 'mcr bpiallis' unimplemented
panic: Uncachable load [sn:42fa3c1] PC (0xc016e0cc=>0xc016e0d0).(0=>1)
 @ cycle 850974449500
[invoke:build/ARM/arch/generic/debugfaults.hh, line 94]
Memory Usage: 606896 KBytes
Program aborted at cycle 850974449500
Aborted (core dumped)


plaease tell what is the reason and how to fix it..?

Thanx in advance...
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Sorry for sending a similar mail

2012-10-16 Thread 이주성
I typed "am start" instruction directly on the terminal.
Then I got the message below.
# am start -a android.intent.action.MAIN -n
com.example.helloworld/com.example.helloworld.MainActivity
Starting: Intent { act=android.intent.action.MAIN
cmp=com.example.helloworld/.MainActivity }
Error type 3
Error: Activity class
{com.example.helloworld/com.example.helloworld.MainActivity} does not exist.

I'm not familiar with Android..
So I don't know why it can not find my application.
I only put my *.apk file in the /android-img-mounted-dir/system/app
directory.
Do I have to install by the adb install instruction?
If do I have to, then, how could I use the adb shell instruction on the
terminal?
In the /gem5/util/term/m5term localhost 3456,
It does not support the gdb.
Or did I just type the am start instruction wrong?

Thank you...

2012/10/17 이주성 

> I think I figured out that my own application not even started.
> The screen lock which I seen was just came out by the time-out, I guess.
> I type the ps instruction in the terminal.
> However, there were not exist my own application.
> The output below shows the ps results.
> USER PID   PPID  VSIZE  RSS WCHANPC NAME
> root  1 0 320168   c00c4ca4 875c S /init
> root  2 0 0  0 c0060a54  S kthreadd
> root  3 2 0  0 c0051514  S ksoftirqd/0
> root  4 2 0  0 c007ec40  S migration/0
> root  5 2 0  0 c007f1fc  S watchdog/0
> root  6 2 0  0 c005d2d8  S events/0
> root  7 2 0  0 c005d2d8  S khelper
> root  102 0  0 c0066ddc  S async/mgr
> root  132 0  0 c005d2d8  S suspend
> root  147   2 0  0 c009d92c  S sync_supers
> root  149   2 0  0 c009e3d8  S bdi-default
> root  151   2 0  0 c005d2d8  S kblockd/0
> root  157   2 0  0 c005d2d8  S ata_aux
> root  158   2 0  0 c005d2d8  S ata_sff/0
> root  163   2 0  0 c01f09d0  S khubd
> root  166   2 0  0 c020f22c  S kseriod
> root  170   2 0  0 c005d2d8  S kmmcd
> root  260   2 0  0 c005d2d8  S rpciod/0
> root  268   2 0  0 c007f4e4  S khungtaskd
> root  269   2 0  0 c009842c  S kswapd0
> root  319   2 0  0 c005d2d8  S aio/0
> root  326   2 0  0 c005d2d8  S nfsiod
> root  370   2 0  0 c005d2d8  S scsi_tgtd/0
> root  375   2 0  0 c01b7d38  S scsi_eh_0
> root  397   2 0  0 c005d2d8  S kpsmoused
> root  433   2 0  0 c005d2d8  S usbhid_resumer
> root  436   2 0  0 c005d2d8  S binder
> root  465   1 3004 c00c4ca4 875c S /sbin/ueventd
> system631   1 820216   c023d8c4 afd0b6fc S
> /system/bin/servicemanager
> root  632   1 3872   524    afd0bdac S /system/bin/vold
> root  634   1 680200   c0273eac afd0c0cc S
> /system/bin/debuggerd
> root  635   1 1284   456   c00651e0 afd0bdac S /system/bin/rild
> bluetooth 638   1 1268   524   c00c4ca4 afd0c59c S
> /system/bin/dbus-daemon
> root  639   1 828332   c02d047c afd0b45c S /system/bin/installd
> keystore  641   1 1756   252   c0273eac afd0c0cc S /system/bin/keystore
> root  642   1 748200   c004ed30 afd0c3ac S /system/bin/sh
> root  643   1 1352   4  8294 S /sbin/adbd
> root  660   2 0  0 c00d3944  S flush-8:0
> media 707   1 17876  3576   afd0b6fc S
> /system/bin/mediaserver
> root  708   1 3848   276    afd0bdac S /system/bin/netd
> root  709   1 61388  26576 c00c4ca4 afd0b844 S zygote
> system716   709   138148 40288  afd0b6fc S system_server
> system787   709   75536  22936  afd0c51c S com.android.systemui
> app_15792   709   78356  19564  afd0c51c S
> com.android.inputmethod.latin
> radio 819   709   83760  19876  afd0c51c S com.android.phone
> app_9 839   709   74548  19768  afd0c51c S
> android.process.acore
> app_5 873   709   85648  29112  afd0c51c S com.android.launcher
> app_1 899   709   74096  17384  afd0c51c S
> com.android.providers.calendar
> app_11907   709   71988  17124  afd0c51c S
> android.process.media
> root  920   642   908244    afd0b45c R ps
>
> So I conclude myself that "am start" instruction does not work.
> Or naturally not working in the *.rcS files.
> Then how can I start up my app?
> Please help me...
> Thank you!
>
> Joosung Lee
>
>
> 2012/10/17 이주성 
>
>> Hi, I'm Joosung Lee.
>> I'm sorry

Re: [gem5-users] Questions about DataBlock in Ruby

2012-10-16 Thread Cookie
Hi Malek,

Thank you for your explanation. I still have a question. As you said,

[NetDest (4) 0 1  - 0 0  - 0  - 0  - ]
In this case the tag is present only in the second L1Cache (L1Cache1)

Why the tag is only in L1cache? Based on the MESI protocol (inclusive cache
hierarchy), a block in L1 cache should also be in the L2. Is it correct?
Thanks for your help.


Best,
Yingying



Date: Tue, 16 Oct 2012 18:09:16 -0400
From: Malek Musleh 
To: gem5 users mailing list 
Subject: Re: [gem5-users] Questions about DataBlock in Ruby
Message-ID:

Content-Type: text/plain; charset=ISO-8859-1

Hi Yingying,

NetDest indicates in which of the Memory Caches the address is present
in the protocols MachineType. In the case for MESI there are 4:
(L1Cache, L2Cache, Directory, DMA).

[NetDest (4) 0 1  - 0 0  - 0  - 0  - ]

In this case the tag is present only in the second L1Cache (L1Cache1)

[NetDest (4) 0 0 0 0  - 1 0  - 0  - 0  - ]

In this case the tag is present only in the first L2Cache (L2Cache0)

The << routine for NetDest prints the set in the order of L1Caches -
L2Cache - Directory - DMA.

In both your simulations, you did not change the number of directories
or DMA Caches.

Malek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users