On 6/18/20 9:39 AM, Peter Maydell wrote:
>>          t = cpu->isar.id_aa64pfr1;
>>          t = FIELD_DP64(t, ID_AA64PFR1, BT, 1);
>> +        t = FIELD_DP64(t, ID_AA64PFR1, MTE, 2);
>>          cpu->isar.id_aa64pfr1 = t;
> 
> If we don't actually have tagged memory yet should we really
> set the MTE field to 2 rather than 1 ?

Well, we reduce that later in arm_cpu_realizefn.
But perhaps this patch should be sorted after patch 41.


r~

Reply via email to