[Qemu-devel] Add proper alignment check and pending 'C' extension for riscv

[amagdy . afifi]

Dear All,

I'm submiting this patch to properly check the next instruction alignment and 
scheduale compression extenstion enable upon 'MISA' register writes to later 
aligned instruction through exporting next instruction 'pc' to riscv cpu state

Thanks,
Ahmed