From: Tim Lee <timlee660...@gmail.com>
Sent: Monday, April 28, 2025 10:30 AM
To: peter.mayd...@linaro.org; wuhao...@google.com; CS20 KFTing
<kft...@nuvoton.com>; CS20 CHLi30 <chl...@nuvoton.com>
Cc: qemu-...@nongnu.org; qemu-devel@nongnu.org; Tim Lee <timlee660...@gmail.com>
Subject: [PATCH] hw/arm/npcm8xx_boards: Correct valid_cpu_types setting of
NPCM8XX SoC
NPCM8XX SoC is the successor of the NPCM7XX. It features quad-core
Cortex-A35 (Armv8, 64-bit) CPUs and some additional peripherals.
Correct the `valid_cpu_types` setting to match the NPCM8XX SoC.
Signed-off-by: Tim Lee <timlee660...@gmail.com>
---
hw/arm/npcm8xx_boards.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/arm/npcm8xx_boards.c b/hw/arm/npcm8xx_boards.c index
3fb8478e72..6d3e59f6b9 100644
--- a/hw/arm/npcm8xx_boards.c
+++ b/hw/arm/npcm8xx_boards.c
@@ -213,7 +213,7 @@ static void npcm8xx_machine_class_init(ObjectClass *oc,
void *data) {
MachineClass *mc = MACHINE_CLASS(oc);
static const char * const valid_cpu_types[] = {
- ARM_CPU_TYPE_NAME("cortex-a9"),
+ ARM_CPU_TYPE_NAME("cortex-a35"),
NULL
};
--
2.34.1
Reviewed-by: Tyrone Ting <kft...@nuvoton.com>
________________________________
________________________________
The privileged confidential information contained in this email is intended
for use only by the addressees as indicated by the original sender of this
email. If you are not the addressee indicated in this email or are not
responsible for delivery of the email to such a person, please kindly reply to
the sender indicating this fact and delete all copies of it from your computer
and network server immediately. Your cooperation is highly appreciated. It is
advised that any unauthorized use of confidential information of Nuvoton is
strictly prohibited; and any information in this email irrelevant to the
official business of Nuvoton shall be deemed as neither given nor endorsed by
Nuvoton.
