On 21/6/24 15:11, Jiaxun Yang wrote:
Signed-off-by: Jiaxun Yang <jiaxun.y...@flygoat.com>
---
Changes in v2:
- v1 was sent in mistake, b4 messed up with QEMU again
- Link to v1:
https://lore.kernel.org/r/20240621-loongson3-ipi-follow-v1-0-c6e73f2b2...@flygoat.com
---
Jiaxun Yang (3):
hw/mips/loongson3_virt: Store core_iocsr into LoongsonMachineState
hw/mips/loongson3_virt: Fix condition of IPI IOCSR connection
Patches 1 & 2 queued,
linux-user/mips64: Use MIPS64R2-generic as default CPU type
patch 3 superseded by
https://lore.kernel.org/qemu-devel/20240814133928.6746-4-phi...@linaro.org/
Thanks.
