Hi,I am trying to reduce context switches on a V890 with 16 cores by delegating one core to interrupt handling (by setting all others to nointr using psradm).
Does the hardware design of this machine imply that (a) particular core(s) is best suited for this task?
Thanks, Nils _______________________________________________ perf-discuss mailing list perf-discuss@opensolaris.org
