[llvm-commits] CVS: llvm/lib/Target/ARM/ARMMul.cpp

[Rafael Espindola]

Changes in directory llvm/lib/Target/ARM:

ARMMul.cpp updated: 1.1 -> 1.2
---
Log message:

fix header
add comments
untabify


---
Diffs of the changes:  (+23 -20)

 ARMMul.cpp |   43 +++++++++++++++++++++++--------------------
 1 files changed, 23 insertions(+), 20 deletions(-)


Index: llvm/lib/Target/ARM/ARMMul.cpp
diff -u llvm/lib/Target/ARM/ARMMul.cpp:1.1 llvm/lib/Target/ARM/ARMMul.cpp:1.2
--- llvm/lib/Target/ARM/ARMMul.cpp:1.1  Tue Sep 19 10:49:24 2006
+++ llvm/lib/Target/ARM/ARMMul.cpp      Tue Sep 19 11:41:40 2006
@@ -1,4 +1,4 @@
-//===-- ARMTargetMachine.cpp - Define TargetMachine for ARM 
---------------===//
+//===-- ARMMul.cpp - Define TargetMachine for A5CRM 
-----------------------===//
 //
 //                     The LLVM Compiler Infrastructure
 //
@@ -8,6 +8,7 @@
 //
 
//===----------------------------------------------------------------------===//
 //
+// Modify the ARM multiplication instructions so that Rd and Rm are distinct
 //
 
//===----------------------------------------------------------------------===//
 
@@ -39,25 +40,27 @@
       MachineInstr *MI = I;
 
       if (MI->getOpcode() == ARM::MUL) {
-       MachineOperand &RdOp = MI->getOperand(0);
-       MachineOperand &RmOp = MI->getOperand(1);
-       MachineOperand &RsOp = MI->getOperand(2);
-
-       unsigned Rd = RdOp.getReg();
-       unsigned Rm = RmOp.getReg();
-       unsigned Rs = RsOp.getReg();
-
-       if(Rd == Rm) {
-         Changed = true;
-         if (Rd != Rs) {
-           RmOp.setReg(Rs);
-           RsOp.setReg(Rm);
-         } else {
-           BuildMI(MBB, I, ARM::MOV, 3, ARM::R12).addReg(Rm).addImm(0)
-             .addImm(ARMShift::LSL);
-           RmOp.setReg(ARM::R12);
-         }
-       }
+        MachineOperand &RdOp = MI->getOperand(0);
+        MachineOperand &RmOp = MI->getOperand(1);
+        MachineOperand &RsOp = MI->getOperand(2);
+
+        unsigned Rd = RdOp.getReg();
+        unsigned Rm = RmOp.getReg();
+        unsigned Rs = RsOp.getReg();
+
+        if(Rd == Rm) {
+          Changed = true;
+          if (Rd != Rs) {
+           //Rd and Rm must be distinct, but Rd can be equal to Rs.
+           //Swap Rs and Rm
+            RmOp.setReg(Rs);
+            RsOp.setReg(Rm);
+          } else {
+            BuildMI(MBB, I, ARM::MOV, 3, ARM::R12).addReg(Rm).addImm(0)
+              .addImm(ARMShift::LSL);
+            RmOp.setReg(ARM::R12);
+          }
+        }
       }
     }
   }



_______________________________________________
llvm-commits mailing list
llvm-commits@cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits