1. UCC1's RX_DV pin is 16, not 15;
2. UCC1's phy is at 0x7, not 0x1. Schematics says 0x7, and recent
   u-boot also using 0x7.
3. Use gianfar's (eTSEC) mdio bus. This is hardware default setup.
4. tx-clock should be CLK16 (GE125, PB31);
5. phy-connection-type is RGMII-ID;

Signed-off-by: Anton Vorontsov <[EMAIL PROTECTED]>
---
 arch/powerpc/boot/dts/mpc8568mds.dts |   22 +++++++++++-----------
 1 files changed, 11 insertions(+), 11 deletions(-)

diff --git a/arch/powerpc/boot/dts/mpc8568mds.dts 
b/arch/powerpc/boot/dts/mpc8568mds.dts
index c472a4b..1d082fb 100644
--- a/arch/powerpc/boot/dts/mpc8568mds.dts
+++ b/arch/powerpc/boot/dts/mpc8568mds.dts
@@ -95,10 +95,10 @@
                        device_type = "mdio";
                        compatible = "gianfar";
                        reg = <24520 20>;
-                       phy0: [EMAIL PROTECTED] {
+                       phy0: [EMAIL PROTECTED] {
                                interrupt-parent = <&mpic>;
                                interrupts = <1 1>;
-                               reg = <0>;
+                               reg = <7>;
                                device_type = "ethernet-phy";
                        };
                        phy1: [EMAIL PROTECTED] {
@@ -286,7 +286,7 @@
                                        4  1a  2  0  2  0       /* RxD7 */
                                        4  0b  1  0  2  0       /* TX_EN */
                                        4  18  1  0  2  0       /* TX_ER */
-                                       4  0f  2  0  2  0       /* RX_DV */
+                                       4  10  2  0  2  0       /* RX_DV */
                                        4  1e  2  0  2  0       /* RX_ER */
                                        4  11  2  0  2  0       /* RX_CLK */
                                        4  13  1  0  2  0       /* GTX_CLK */
@@ -377,10 +377,10 @@
                        mac-address = [ 00 00 00 00 00 00 ];
                        local-mac-address = [ 00 00 00 00 00 00 ];
                        rx-clock = <0>;
-                       tx-clock = <19>;
-                       phy-handle = <&qe_phy0>;
-                       phy-connection-type = "gmii";
+                       tx-clock = <20>;
                        pio-handle = <&pio1>;
+                       phy-handle = <&phy0>;
+                       phy-connection-type = "rgmii-id";
                };
 
                [EMAIL PROTECTED] {
@@ -399,10 +399,10 @@
                        mac-address = [ 00 00 00 00 00 00 ];
                        local-mac-address = [ 00 00 00 00 00 00 ];
                        rx-clock = <0>;
-                       tx-clock = <14>;
-                       phy-handle = <&qe_phy1>;
-                       phy-connection-type = "gmii";
+                       tx-clock = <20>;
                        pio-handle = <&pio2>;
+                       phy-handle = <&phy1>;
+                       phy-connection-type = "rgmii-id";
                };
 
                [EMAIL PROTECTED] {
@@ -414,10 +414,10 @@
 
                        /* These are the same PHYs as on
                         * gianfar's MDIO bus */
-                       qe_phy0: [EMAIL PROTECTED] {
+                       qe_phy0: [EMAIL PROTECTED] {
                                interrupt-parent = <&mpic>;
                                interrupts = <1 1>;
-                               reg = <0>;
+                               reg = <7>;
                                device_type = "ethernet-phy";
                        };
                        qe_phy1: [EMAIL PROTECTED] {
-- 
1.5.0.6

_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@ozlabs.org
https://ozlabs.org/mailman/listinfo/linuxppc-dev

Reply via email to