Please pay attention to the changelog conventions, e.g., next time use
"PCI: mediatek: ..." so yours matches "git log --oneline
drivers/pci/controller/pcie-mediatek.c"

On Wed, Jan 02, 2019 at 02:03:53PM +0800, honghui.zh...@mediatek.com wrote:
> From: Honghui Zhang <honghui.zh...@mediatek.com>
> 
> drivers/pci/pcie-mediatek.c:720:13-16: WARNING: Suspicious code. 
> resource_size is maybe missing with mem
> 
> Generated by: scripts/coccinelle/api/resource_size.cocci

This is not a changelog; it's only a restatement of the warning.  Next
time please include a description of the change.  It's OK if it
repeats the subject.

> Signed-off-by: Honghui Zhang <honghui.zh...@mediatek.com>
> ---
>  drivers/pci/controller/pcie-mediatek.c | 4 +---
>  1 file changed, 1 insertion(+), 3 deletions(-)
> 
> diff --git a/drivers/pci/controller/pcie-mediatek.c 
> b/drivers/pci/controller/pcie-mediatek.c
> index e307166..0168376 100644
> --- a/drivers/pci/controller/pcie-mediatek.c
> +++ b/drivers/pci/controller/pcie-mediatek.c
> @@ -654,7 +654,6 @@ static int mtk_pcie_startup_port_v2(struct mtk_pcie_port 
> *port)
>       struct resource *mem = &pcie->mem;
>       const struct mtk_pcie_soc *soc = port->pcie->soc;
>       u32 val;
> -     size_t size;
>       int err;
>  
>       /* MT7622 platforms need to enable LTSSM and ASPM from PCIe subsys */
> @@ -706,8 +705,7 @@ static int mtk_pcie_startup_port_v2(struct mtk_pcie_port 
> *port)
>               mtk_pcie_enable_msi(port);
>  
>       /* Set AHB to PCIe translation windows */
> -     size = mem->end - mem->start;
> -     val = lower_32_bits(mem->start) | AHB2PCIE_SIZE(fls(size));
> +     val = lower_32_bits(mem->start) | 
> AHB2PCIE_SIZE(fls(resource_size(mem)));
>       writel(val, port->base + PCIE_AHB_TRANS_BASE0_L);
>  
>       val = upper_32_bits(mem->start);
> -- 
> 2.6.4
> 

Reply via email to