2016-11-09 13:12+0100, Radim Krčmář:
> 2016-11-09 00:25+0100, Paolo Bonzini:
>> On 08/11/2016 20:54, Radim Krčmář wrote:
>>> +static int em_fxsave(struct x86_emulate_ctxt *ctxt)
>>> +{
>>> + struct fxregs_state fx_state;
>>> + size_t size = 288; /* up to XMM7 */
>>
>> Sorry for noticing this only now; if CR4.OSFXSR is 0, XMM and MXCSR
>> should not be saved.
>
> Intel processors don't save it, but the spec allows saving even when
> CR4.OSFXSR is 0:
>
> If the OSFXSR bit in control register CR4 is not set, the FXSAVE
> instruction may not save this register (these registers).
> This behavior is implementation dependent.
>
> I let "implementation dependent" behavior be the one with less code, but
> haven't checked AMD spec, which doesn't seem to make it implementation
> dependent ... I'll add it. (On intel, OSFXSR gets written with 0 and
Nope, Intel always saves and restores MXCSR. I should have access to an
AMD machine later today and will implement FXSR to match AMD.
> XMM 0-7 isn't modified without OSFXSR, so I'll just assume that AMD
> won't break with that.)
