On 7/14/2026 4:09 PM, Mitul Golani wrote:
Enable CMRR during compute config and add related state
checker for the same.

--v2:
- Everything else except enable compute to handle before this patch
(Chaitanya)

Signed-off-by: Mitul Golani <[email protected]>
---
  drivers/gpu/drm/i915/display/intel_vrr.c | 2 ++
  1 file changed, 2 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/intel_vrr.c 
b/drivers/gpu/drm/i915/display/intel_vrr.c
index ca3cac5aa6ab..ce4148fa1687 100644
--- a/drivers/gpu/drm/i915/display/intel_vrr.c
+++ b/drivers/gpu/drm/i915/display/intel_vrr.c
@@ -256,6 +256,8 @@ intel_vrr_cmrr_compute_config(struct intel_crtc_state 
*crtc_state)
                                                   crtc_state->vrr.cmrr.cmrr_n,
                                                   
&crtc_state->vrr.cmrr.cmrr_m);
+ crtc_state->vrr.cmrr.enable = true;
+

Please enable it only when CMRR is actually needed.

This comment keeps getting ignored so I will mention it again.

The target rr divider bit is always set to true in
intel_dp_compute_as_sdp(). This is wrong for non-video mode refresh rates.

        return;
  }

Reply via email to