On Wed, Oct 21, 2020 at 01:20:29AM -0700, Lucas De Marchi wrote:
> DG1 has one more combo phy port, no TC and all irq handling goes through
> SDE, like for MCC.
> 
> v2: Also change intel_hpd_pin_default() to include DG1 mapping
> v3, v4: Rebase on hpd refactor
> 
> Cc: Ville Syrjälä <ville.syrj...@linux.intel.com>
> Cc: Anshuman Gupta <anshuman.gu...@intel.com>
> Cc: José Roberto de Souza <jose.so...@intel.com>
> Cc: Imre Deak <imre.d...@intel.com>
> Signed-off-by: Lucas De Marchi <lucas.demar...@intel.com>

Looks good to me.

Reviewed-by: Matt Roper <matthew.d.ro...@intel.com>

I sort of wish we'd named hpd->pch_hpd as hpd->sde_hpd (and hpd->hpd as
hpd->nde_hpd) back when we did that refactor, but it doesn't really
matter too much.


Matt

> ---
>  drivers/gpu/drm/i915/display/intel_ddi.c | 13 ++++++++-
>  drivers/gpu/drm/i915/i915_irq.c          | 37 ++++++++++++++++++++----
>  drivers/gpu/drm/i915/i915_reg.h          |  8 +++++
>  3 files changed, 51 insertions(+), 7 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c 
> b/drivers/gpu/drm/i915/display/intel_ddi.c
> index bb0b9930958f..3a99f209f1e6 100644
> --- a/drivers/gpu/drm/i915/display/intel_ddi.c
> +++ b/drivers/gpu/drm/i915/display/intel_ddi.c
> @@ -5066,6 +5066,15 @@ static bool hti_uses_phy(struct drm_i915_private 
> *i915, enum phy phy)
>                i915->hti_state & HDPORT_PHY_USED_HDMI(phy));
>  }
>  
> +static enum hpd_pin dg1_hpd_pin(struct drm_i915_private *dev_priv,
> +                             enum port port)
> +{
> +     if (port >= PORT_D)
> +             return HPD_PORT_C + port - PORT_D;
> +     else
> +             return HPD_PORT_A + port - PORT_A;
> +}
> +
>  static enum hpd_pin tgl_hpd_pin(struct drm_i915_private *dev_priv,
>                               enum port port)
>  {
> @@ -5195,7 +5204,9 @@ void intel_ddi_init(struct drm_i915_private *dev_priv, 
> enum port port)
>       encoder->cloneable = 0;
>       encoder->pipe_mask = ~0;
>  
> -     if (IS_ROCKETLAKE(dev_priv))
> +     if (IS_DG1(dev_priv))
> +             encoder->hpd_pin = dg1_hpd_pin(dev_priv, port);
> +     else if (IS_ROCKETLAKE(dev_priv))
>               encoder->hpd_pin = rkl_hpd_pin(dev_priv, port);
>       else if (INTEL_GEN(dev_priv) >= 12)
>               encoder->hpd_pin = tgl_hpd_pin(dev_priv, port);
> diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c
> index b753c77c9a77..b6169fbadb1d 100644
> --- a/drivers/gpu/drm/i915/i915_irq.c
> +++ b/drivers/gpu/drm/i915/i915_irq.c
> @@ -152,6 +152,13 @@ static const u32 hpd_icp[HPD_NUM_PINS] = {
>       [HPD_PORT_TC6] = SDE_TC_HOTPLUG_ICP(PORT_TC6),
>  };
>  
> +static const u32 hpd_sde_dg1[HPD_NUM_PINS] = {
> +     [HPD_PORT_A] = SDE_DDI_HOTPLUG_ICP(PORT_A),
> +     [HPD_PORT_B] = SDE_DDI_HOTPLUG_ICP(PORT_B),
> +     [HPD_PORT_C] = SDE_DDI_HOTPLUG_ICP(PORT_C),
> +     [HPD_PORT_D] = SDE_DDI_HOTPLUG_ICP(PORT_D),
> +};
> +
>  static void intel_hpd_init_pins(struct drm_i915_private *dev_priv)
>  {
>       struct i915_hotplug *hpd = &dev_priv->hotplug;
> @@ -176,11 +183,14 @@ static void intel_hpd_init_pins(struct drm_i915_private 
> *dev_priv)
>       else
>               hpd->hpd = hpd_ilk;
>  
> -     if (!HAS_PCH_SPLIT(dev_priv) || HAS_PCH_NOP(dev_priv))
> +     if ((INTEL_PCH_TYPE(dev_priv) < PCH_DG1) &&
> +         (!HAS_PCH_SPLIT(dev_priv) || HAS_PCH_NOP(dev_priv)))
>               return;
>  
> -     if (HAS_PCH_TGP(dev_priv) || HAS_PCH_JSP(dev_priv) ||
> -         HAS_PCH_ICP(dev_priv) || HAS_PCH_MCC(dev_priv))
> +     if (HAS_PCH_DG1(dev_priv))
> +             hpd->pch_hpd = hpd_sde_dg1;
> +     else if (HAS_PCH_TGP(dev_priv) || HAS_PCH_JSP(dev_priv) ||
> +              HAS_PCH_ICP(dev_priv) || HAS_PCH_MCC(dev_priv))
>               hpd->pch_hpd = hpd_icp;
>       else if (HAS_PCH_CNP(dev_priv) || HAS_PCH_SPT(dev_priv))
>               hpd->pch_hpd = hpd_spt;
> @@ -1074,6 +1084,8 @@ static bool icp_ddi_port_hotplug_long_detect(enum 
> hpd_pin pin, u32 val)
>               return val & SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(PORT_B);
>       case HPD_PORT_C:
>               return val & SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(PORT_C);
> +     case HPD_PORT_D:
> +             return val & SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(PORT_D);
>       default:
>               return false;
>       }
> @@ -1864,7 +1876,10 @@ static void icp_irq_handler(struct drm_i915_private 
> *dev_priv, u32 pch_iir)
>       u32 ddi_hotplug_trigger, tc_hotplug_trigger;
>       u32 pin_mask = 0, long_mask = 0;
>  
> -     if (HAS_PCH_TGP(dev_priv)) {
> +     if (HAS_PCH_DG1(dev_priv)) {
> +             ddi_hotplug_trigger = pch_iir & SDE_DDI_MASK_DG1;
> +             tc_hotplug_trigger = 0;
> +     } else if (HAS_PCH_TGP(dev_priv)) {
>               ddi_hotplug_trigger = pch_iir & SDE_DDI_MASK_TGP;
>               tc_hotplug_trigger = pch_iir & SDE_TC_MASK_TGP;
>       } else if (HAS_PCH_JSP(dev_priv)) {
> @@ -3252,6 +3267,12 @@ static void jsp_hpd_irq_setup(struct drm_i915_private 
> *dev_priv)
>                         TGP_DDI_HPD_ENABLE_MASK, 0);
>  }
>  
> +static void dg1_hpd_irq_setup(struct drm_i915_private *dev_priv)
> +{
> +     icp_hpd_irq_setup(dev_priv,
> +                       DG1_DDI_HPD_ENABLE_MASK, 0);
> +}
> +
>  static void gen11_hpd_detection_setup(struct drm_i915_private *dev_priv)
>  {
>       u32 hotplug;
> @@ -3645,7 +3666,9 @@ static void icp_irq_postinstall(struct drm_i915_private 
> *dev_priv)
>       gen3_assert_iir_is_zero(&dev_priv->uncore, SDEIIR);
>       I915_WRITE(SDEIMR, ~mask);
>  
> -     if (HAS_PCH_TGP(dev_priv)) {
> +     if (HAS_PCH_DG1(dev_priv))
> +             icp_ddi_hpd_detection_setup(dev_priv, DG1_DDI_HPD_ENABLE_MASK);
> +     else if (HAS_PCH_TGP(dev_priv)) {
>               icp_ddi_hpd_detection_setup(dev_priv, TGP_DDI_HPD_ENABLE_MASK);
>               icp_tc_hpd_detection_setup(dev_priv, TGP_TC_HPD_ENABLE_MASK);
>       } else if (HAS_PCH_JSP(dev_priv)) {
> @@ -4162,7 +4185,9 @@ void intel_irq_init(struct drm_i915_private *dev_priv)
>               if (I915_HAS_HOTPLUG(dev_priv))
>                       dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup;
>       } else {
> -             if (HAS_PCH_JSP(dev_priv))
> +             if (HAS_PCH_DG1(dev_priv))
> +                     dev_priv->display.hpd_irq_setup = dg1_hpd_irq_setup;
> +             else if (HAS_PCH_JSP(dev_priv))
>                       dev_priv->display.hpd_irq_setup = jsp_hpd_irq_setup;
>               else if (HAS_PCH_MCC(dev_priv))
>                       dev_priv->display.hpd_irq_setup = mcc_hpd_irq_setup;
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 6d97e6286c2d..236199891611 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -8235,6 +8235,10 @@ enum {
>                                        SDE_TC_HOTPLUG_ICP(PORT_TC3) | \
>                                        SDE_TC_HOTPLUG_ICP(PORT_TC2) | \
>                                        SDE_TC_HOTPLUG_ICP(PORT_TC1))
> +#define SDE_DDI_MASK_DG1             (SDE_DDI_HOTPLUG_ICP(PORT_D) | \
> +                                      SDE_DDI_HOTPLUG_ICP(PORT_C) | \
> +                                      SDE_DDI_HOTPLUG_ICP(PORT_B) | \
> +                                      SDE_DDI_HOTPLUG_ICP(PORT_A))
>  
>  #define SDEISR  _MMIO(0xc4000)
>  #define SDEIMR  _MMIO(0xc4004)
> @@ -8434,6 +8438,10 @@ enum {
>  #define TGP_TC_HPD_ENABLE_MASK               (ICP_TC_HPD_ENABLE(PORT_TC6) | \
>                                        ICP_TC_HPD_ENABLE(PORT_TC5) | \
>                                        ICP_TC_HPD_ENABLE_MASK)
> +#define DG1_DDI_HPD_ENABLE_MASK              
> (SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_D) | \
> +                                      SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_C) | \
> +                                      SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_B) | \
> +                                      SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_A))
>  
>  #define _PCH_DPLL_A              0xc6014
>  #define _PCH_DPLL_B              0xc6018
> -- 
> 2.28.0
> 

-- 
Matt Roper
Graphics Software Engineer
VTT-OSGC Platform Enablement
Intel Corporation
(916) 356-2795
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to