On Thu, Jul 06, 2017 at 05:40:34PM +0300, Imre Deak wrote:
> Although on HSW/BDW there is only a single display global power well,
> it's programmed the same way as other GEN9+ power wells. This also
> means we can get at the HSW/BDW request and status flags the same way
> it's done on GEN9+ by assigning the corresponding HSW/BDW power well ID.
> This ID was assigned in a recent patch, so we can now switch to using
> the same macros everywhere on HSW+.
> 
> Updating the HSW power well control register with RMW is not strictly
> necessary, but this will allow us to use the same code for GEN9+.
> 
> Signed-off-by: Imre Deak <imre.d...@intel.com>
Reviewed-by: Arkadiusz Hiler <arkadiusz.hi...@intel.com>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to