For my research, I need to do some instruction prefetching during the decoding step of specific instructions, which are not memory access instructions. I am using Syscall Emulation mode, and I'm studying the x86, ARM and RISC-V ISAs, however I will use whichever one works for this purpose. I tried looking into the gem5 code to figure out how to do this, however I encountered a big roadblock, since most of the code which deals with instruction decoding and execution is generated by the compiler. I was wondering if anyone knows a way to do this, or knows some reference of someone who did prefetching research on gem5. Any help would be much appreciated.
Best regards, Pedro Corrêa Rigotto
_______________________________________________ gem5-users mailing list -- gem5-users@gem5.org To unsubscribe send an email to gem5-users-le...@gem5.org
