If you use DRAMSim2, they have a write queue option that triggers
after a threshold. In DRAMCtrl, there is a *.py file somewhere which
handles these settings.

On Mon, Apr 13, 2020 at 1:27 PM Taya <645505...@qq.com> wrote:
>
> Hi guys!
> I am trying to understand the DRAM in gem5.And I purpose is that stop 
> writequeue flush untill it reach a setting threshold.So I look inside the 
> source code abstract_mem.cc and  dram_ctrl.cc. ,but can't understand on some 
> place.In the function addToWriteQueue,it translate pkt to drampkt and then 
> put it back to the writequeue according to qosvalue.After that 
> ,addToWriteQueue call accessAndRespond which call function 'access' to 
> perform a memory access and update some state for the pkt. These functions 
> are confusing to me,because in my understanding memory controller need to put 
> drampkt to WriteQueue and then access memory according to those drampkt in 
> WriteQueue instead of adding drampkt to writeQueue and perform access(pkt) 
> immediately.
> Is anyone familiar with this aspect. Give me some suggestion plz.
> Thanks!
> _______________________________________________
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to