Hi all, I've been running some experiments with gem 5 simulating a single arm processor with two L1 caches (data + instructions) and one main memory. On the stats.txt file, these two lines seem very conflicting to me:
system.cpu.dcache.overall_accesses::total 10379015 system.cpu.icache.overall_accesses::total 8474675 On the ARM -- Felipe
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
