I find that it needs to modify the cache model, so anyone who knows how to modify the cache model for stt-ram?
Thanks in advance. Best Regards, ------------------ ?????? Fanfan Shen PhD candidate Computer School Wuhan University,Wuhan,Hubei 430072,China E-mail:[email protected]
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
