Hi all,
If you add a pre-fetcher to the L2 it will get data from the DRAM (or an L3 if
present, which in turn would get data from the DRAM…etc).
Andreas
From: Zheng Wu <[email protected]<mailto:[email protected]>>
Reply-To: gem5 users mailing list
<[email protected]<mailto:[email protected]>>
Date: Monday, 2 December 2013 18:22
To: gem5 users mailing list <[email protected]<mailto:[email protected]>>
Subject: Re: [gem5-users] DRAM prefetcher
Hi All,
I am also curious about this. The pre-fetcher for L2, does it fetch from DRAM
and place the data in L2 (assuming L2 is the last level cache)? Or is it
fetching from L2 and placing the data in L1?
Thanks,
Zheng Wu
On 2013-12-02, at 10:19 AM, jerry yin
<[email protected]<mailto:[email protected]>> wrote:
Hi Fernando,
I checked for the python script you mentioned, but isn't that a cache
pre-fetcher? What I'm looking for is DRAM pre-fetcher though. Seems that gem5
don't have such a feature. Anyway, thanks for your information.
Yours Sincerely,
Jerry Yin
On Mon, Dec 2, 2013 at 11:46 AM, Fernando Endo
<[email protected]<mailto:[email protected]>> wrote:
Hello,
If you're looking for stride prefetchers, they exist: For example in the
O3_ARM_v7a.py configuration file, in the L2 cache:
prefetcher = StridePrefetcher(degree=8, latency='1.0ns')
By the way, could someone help me to configure the stride prefetcher for the
Cortex-A9 (in its L1-D cache)? The Cortex-A9 manual says:
1) can monitor and prefetch up to eight independent data streams
2) maximum stride of 8 cache lines
By default, the stride prefetcher has 100 entries in its buffer, so how the
above info is related to the prefetcher buffer size and degree?
Regards,
--
Fernando A. Endo, PhD student and researcher
Université de Grenoble, UJF
France
2013/11/30 jerry yin <[email protected]<mailto:[email protected]>>
Hi,
I'm relatively new here. Just wondering if there is DRAM prefetcher in gem5? I
do find a folder /src/mem/cache/prefetch, but the C++ class seems to be all
cache prefetchers.
If there is no DRAM prefetcher, do you have any advice in implementing it? What
file should I aim to modify?
Thanks!
Jerry
_______________________________________________
gem5-users mailing list
[email protected]<mailto:[email protected]>
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
_______________________________________________
gem5-users mailing list
[email protected]<mailto:[email protected]>
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
_______________________________________________
gem5-users mailing list
[email protected]<mailto:[email protected]>
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
-- IMPORTANT NOTICE: The contents of this email and any attachments are
confidential and may also be privileged. If you are not the intended recipient,
please notify the sender immediately and do not disclose the contents to any
other person, use it for any purpose, or store or copy the information in any
medium. Thank you.
ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ,
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
