That's good, as I was working under the assumption that they were all single block.
I believe that with ruby you can, bht am not 100% sure. Anyway, thanks a lot for the help! On Jun 14, 2013 1:26 AM, "Amin Farmahini" <amin...@gmail.com> wrote: > Classic model does not support multi-bank caches. I don't know about Ruby. > > Amin > > > On Thu, Jun 13, 2013 at 8:00 PM, Gabriel Yessin <gyes...@gwmail.gwu.edu>wrote: > >> Specifically for ARM L1/L2 caches using the default memory, e.g.: >> >> ./build/ARM/gem5.fast ... configs/example/fs.py ... --caches >> --cpu-type=detailed --l1d_size=32kB --l1i_size=32kB --l2cache >> --l2_size=2048kB --clock=0.75GHz >> >> How is each cache configured in terms of banks? Is each the L1d, L1i and >> L2 cache a single memory bank by default? >> >> I've looked through the gem5/ directory but couldn't find any mention of >> bank configurations except for specific memory protocols or for DRAM. And >> couldn't find any mention of this elsewhere. >> >> Thank you, >> Gabriel >> >> _______________________________________________ >> gem5-users mailing list >> gem5-users@gem5.org >> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users >> > > > _______________________________________________ > gem5-users mailing list > gem5-users@gem5.org > http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users >
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
