Hello there!
I am kind of a newbie with gem5 so this may be a silly question. I am
trying to implement a method capable of looking up into the TLBs of the
other CPUs in the system in order to resolve a TLB miss. In order to do
so, I should be able to communicate with other processors' TLBs when an
entry is not found in the local TLB.
The system would be a parallel application running on a FS on an ARM
multi-processor system. It seems the src/arch/arm/tlb.xx uses the
ThreadContext to retrieve the correct TLB for that thread. I understand
that various ThreadContext may be pointing to the same process that is
being executed in parallel in various processors. So I guess I should
find other ThreadContext in the simulation pointing to the same process
in order to obtain their TLBs?
I am still trying to find a suitable approach to do so (to communicate
with other TLBs). If someone can point out a proper starting point it
would be highly appreciated.
Best,
Albert.
_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
