On Sat, 27 Oct 2012, Mann Mann wrote:
Thnx Nilay
2. How L1_TBEs is maintained ?
The question is unclear. You need to be more specific.
Actually I am implementing a buffer & thought to make it similar to TBE
array. I wanted to know How this array is stored & accessed ?
Take a look at the file src/mem/ruby/system/TBETable.hh.
3. I am introducing a level of cache between L1 & L2
This is one way to go. You can also have two or more levels with in the
same .sm file.
Can you please explain a bit, how to implement/go about two levels in same
.sm file?
Take a look at the file src/mem/protocol/MOESI_hammer-cache.sm.
--
Nilay
_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
