Hi Ali,
Yes, the hit latency is used for both. I'm going to post a patch soon that provides a the ability to confider a different latency for the response path. Thanks, Ali On 24.08.2012 04:47, Ali chaker wrote: > Hi, > > I'm running bbench in gem5 with this configuration: > > Dcache latency: 2.5 ns > > L2 latency: 15.8 ns > > Mem Latency: 100 ns > > and I've the following statistics: > > SYSTEM.L2.OVERALL_AVG_MSHR_MISS_LATENCY::CPU.DATA 116713.648032 > > SYSTEM.L2.OVERALL_AVG_MISS_LATENCY::CPU.DATA 136045.358298 > > It seems like hit latency is used in access and response. So AVG_MISS_LATENCY= 15.8*2+2.5+2(buses latency) +100=136.1? Is it right? > > Thanks in advance > > Regards, > > Ali Chaker
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
