Hi,
I'm running bbench in gem5 with this configuration: Dcache latency: 2.5 ns L2 latency: 15.8 ns Mem Latency: 100 ns and I've the following statistics: *system.l2.overall_avg_mshr_miss_latency::cpu.data 116713.648032* *system.l2.overall_avg_miss_latency::cpu.data 136045.358298* * * It seems like hit latency is used in access and response. So * avg_miss_latency*= 15.8**2*+2.5+2(buses latency) +100=136.1? Is it right? Thanks in advance Regards, Ali Chaker
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
