Hi Samuel,
The invalidations aren't needed for correctness, gem5 supports i cache snooping of invalidates and that is a perfectly acceptable thing to do from an architecture perspective. If you want to implement cache flushing/invalidation you'll first need to add the ability to do that to the caches and then connect the generation of the method you create to the arm instructions. It will take a fair amount of work to do. Ali On 24.04.2012 13:45, Samuel Hitz wrote: > Hi there, > How can I clean/invalidate I- and D-cache on your ARM implementation? It seems that many cache maintenance operations are not supported. Could someone help me with this? > Best, > Samuel
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
