Hint 1:  If both 210s are on the same PPS and frequency reference and the FPGA 
clocks are synchronized to the PPS, you can schedule the transmit and receive 
to within one tick of the 100 MHz ADC clock.
Hint 2:  Cross correlate the transmitted and received samples. The lag will be 
independent of Ethernet and IP delays.

-Marc


_______________________________________________
Discuss-gnuradio mailing list
Discuss-gnuradio@gnu.org
https://lists.gnu.org/mailman/listinfo/discuss-gnuradio

Reply via email to