The "mlx5dr_definer_conv_item_esp()" function validates first whether
"ipsec_offload" PRM flag is on, if the flag is off the function returns
error.

The "ipsec_offload" PRM flag indicates whether IPsec encrypt/decrypt is
supported, IPsec matching may be supported even when this flag is off.

This patch removes this validation.

Fixes: 81cf20a25abf ("net/mlx5/hws: support match on ESP item")
Cc: hamd...@nvidia.com
Cc: sta...@dpdk.org

Signed-off-by: Michael Baum <michae...@nvidia.com>
Acked-by: Hamdan Igbaria <hamd...@nvidia.com>
Acked-by: Matan Azrad <ma...@nvidia.com>
---
 drivers/net/mlx5/hws/mlx5dr_definer.c | 5 -----
 1 file changed, 5 deletions(-)

diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c 
b/drivers/net/mlx5/hws/mlx5dr_definer.c
index 0b60479406..7bd4ea560e 100644
--- a/drivers/net/mlx5/hws/mlx5dr_definer.c
+++ b/drivers/net/mlx5/hws/mlx5dr_definer.c
@@ -2240,11 +2240,6 @@ mlx5dr_definer_conv_item_esp(struct 
mlx5dr_definer_conv_data *cd,
        const struct rte_flow_item_esp *m = item->mask;
        struct mlx5dr_definer_fc *fc;
 
-       if (!cd->ctx->caps->ipsec_offload) {
-               rte_errno = ENOTSUP;
-               return rte_errno;
-       }
-
        if (!m)
                return 0;
        if (m->hdr.spi) {
-- 
2.25.1

Reply via email to