The board is here. For some reason both my old Fedora installation and SystemRescue failed to boot on it so I can't run autoport yet.
However, I did change that PCIe bandwidth setting and took a SPI flash dump before and after. That PCH soft strap DID change. Where do we go from here? Thanks Keith On Thu, Jan 9, 2025, 22:24 Nicholas Chin <nic.c3...@gmail.com> wrote: > > Hi Keith, > > > >> Hi Nicholas, > >> > >> Thanks for the reply, and the scoop, and pardon my second email to the > >> list that essentially asked the same question again. > >> > >> The hidden register would be a boon to my goals. I have an Asus P8Z77- > >> V LE Plus board on order that I will soon be able to test the idea on, > >> since it is one of those boards with more devices than PCIe lanes. It > >> is part of my plan to bring coreboot to all the P8x7x boards. Towards > >> that goal there are a few patches I'm looking to get in such as > >> CB:82556,82557,85834, and am still looking for volunteers to boot test > >> my as yet incomplete ports. > >> > >> Cheers > >> Keith > > Oh, I was going to add: When you get your P8Z77-V LE Plus, I guess it > would be a good idea to set the different options for that "PCI Express > X16_3 Slot (Black) bandwidth" option in the vendor firmware setup menu > and then dump the IFD to see if it's actually changing any soft straps. > It would also be good to collect register dumps from tools like > inteltool (especially the RCBA registers) and lspci to see if there's > anything else that's changing. > > >
_______________________________________________ coreboot mailing list -- coreboot@coreboot.org To unsubscribe send an email to coreboot-le...@coreboot.org
