lkail added a comment.
The wording might be inaccurate. It's better to rephrase to 'Load and Reserve
and Store Conditional'.
================
Comment at: llvm/lib/Target/PowerPC/PPCInstr64Bit.td:1724
+
+let Predicates = [HasP8Altivec] in {
+ def : Pat<(int_ppc_stdcx xoaddr:$dst, g8rc:$A),
----------------
IIRC, `l(w|d)arx`, `st(w|d)cx` are supported very early and don't need altivec
support.
================
Comment at:
llvm/test/CodeGen/PowerPC/builtins-ppc-xlcompat-atomicLoadStore-64-only.ll:7
+; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-aix \
+; RUN: -mcpu=pwr9 < %s | FileCheck %s --check-prefix=CHECK
+
----------------
Is `-mcpu=pwr9` necessary?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D105236/new/
https://reviews.llvm.org/D105236
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
