Hi Jan,
On 07/12/17 15:45, Jan Beulich wrote:
On 07.12.17 at 15:53, <marc.zyng...@arm.com> wrote:
On 07/12/17 13:52, Julien Grall wrote:
There is exactly one case where set/way makes sense, and that's when
you're the only CPU left in the system, your MMU is off, and you're
about to go down.
With this and ...
On top of bypassing the coherency, S/W CMOs do not prevent lines from
migrating from one CPU to another. So you could happily be flushing by
S/W, and still end up with dirty lines in your cache. Success!
... this I wonder what value emulating those insns then has in the first
place. Can't you as well simply skip and ignore them, with the same
(bad) result?
The result will be much much worst. Here a concrete example with a Linux
Arm 32-bit:
1) Cache enabled
2) Decompress
3) Nuke cache (S/W)
4) Cache off
5) Access new kernel
If you skip #3, the decompress data may not have reached the memory, so
you would access stall data.
This would effectively mean we don't support Linux Arm 32-bit.
Cheers,
--
Julien Grall
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel
