>>> On 11.12.15 at 12:12, <andrew.coop...@citrix.com> wrote:
> On 11/12/15 10:47, Jan Beulich wrote:
>> Furthermore, doesn't this make the wrapping-inside-an-insn
>> situation worse (i.e. what looks broken for 32- and 64-bit modes
>> now gets broken also for 16-bit mode)?
> 
> I don't understand which "broken" you are referring to here.

The (u8) cast on the difference of the two eip values in the
subsequent instruction check hides wraps, and hence an
instruction crossing (not ending at) the 4G or 16E boundary
already goes undetected without your change, but your
change extends the issue to a 16-bit instruction crossing the
64k boundary.

Jan


_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xen.org
http://lists.xen.org/xen-devel

Reply via email to