Hi experts,

I am facing a compilation issue due to the STATIC assert defined
on cacheline1 field in the ipsec_sa_t.

I tried to add 2 new fields above the (ALIGN_MARK macro mentioned) for my
product specific use-case but I am unable to add because of this static
ASSERT

/* data accessed by dataplane code should be above this comment */
CLIB_CACHE_LINE_ALIGN_MARK (cacheline1);

It looks like I have to increase the CLIB_CACHE_LINE_BYTES which is (1 <<
6) 64 bytes?

Will it have any impact on perf if it is made 128 (1 << 7)?


Regards.
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#20651): https://lists.fd.io/g/vpp-dev/message/20651
Mute This Topic: https://lists.fd.io/mt/87853862/21656
Group Owner: vpp-dev+ow...@lists.fd.io
Unsubscribe: https://lists.fd.io/g/vpp-dev/unsub [arch...@mail-archive.com]
-=-=-=-=-=-=-=-=-=-=-=-

Reply via email to