Hi Eric, Unfortunately no, but luckily that is usually a one time ordeal. The built IP is kept separately from the main build, and it is not removed when you run 'make clean'. Instead, you have to run 'make cleanall' if you want to remove the IP build directory, which can be necessary if you switch UHD releases and the supported Vivado version changed.
Jonathon On Sat, Aug 29, 2020 at 8:07 PM Eric Blossom via USRP-users < usrp-users@lists.ettus.com> wrote: > Hi Folks, > > I'm in the midst of building the fpga code for the x310 on master. I'm > building on a 24-thread xeon with plenty of memory. > Is there a magic flag, setting, etc that enables parallelism in generating > the ip (the invocations of viv_generate_ip.tcl)?? > I tried make -j4 to no avail. > > I really like how the build system regenerates the ip for different > families and part numbers. NIcely done! > > Thanks! > Eric > > _______________________________________________ > USRP-users mailing list > USRP-users@lists.ettus.com > http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com >
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
