-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
On 14/03/2007, at 3:11 PM, David Delbecq wrote:
This has changed. An new architecture was brought in CPU (at
pentium II
time?) that allowed OS to do a 4G/4G mapping in 32 bits mode. Since
you
don't access kernel space from user mode directly, you can simply use
different pointer for kernel space and user space. Hardware wiring
allows to map to different addresses. At application level, it does
not
change anything, you still do a malloc and use resulting pointer. At
kernel level, changes have been made when datas are transfered from
kernel space to user space. However, for this 4G/4G split to work, you
will need a 2.6 kernel i think.
So, 4G is the maximum memory any application can allocate in 32 bits
modes, be it at one time or in several operations.
Ummm - 4G/4G can't work - I think what you are referring to is PAE, and
this does what effectively was earlier called bank switching - oh those
memorys of TRS80s and Commodore 64s! (Oh and this works with 2.4)
Cheers
Andrew
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.1 (Darwin)
iD8DBQFF+AS1W126qUNSzvURAsx/AJ0bOtkSMX32G4Iu6Mfa/2i6F2UxGgCdEvPi
9sN8iQ0+WYNuYWAhv+ue4es=
=nKSG
-----END PGP SIGNATURE-----
---------------------------------------------------------------------
To start a new topic, e-mail: users@tomcat.apache.org
To unsubscribe, e-mail: [EMAIL PROTECTED]
For additional commands, e-mail: [EMAIL PROTECTED]
