This series brings up the Monaco (QCS8300) EVK target with a dedicated
pinctrl driver, interconnect driver, a real sa8775p RPMH clock driver
(replacing the generic clk-stub no-op), and PON/SDAM-backed reboot-mode
support so "reboot bootloader" from Linux can be honored by U-Boot.
qcom_qcs8300_defconfig is switched over to the monaco-evk device tree.

Signed-off-by: Balaji Selvanathan <[email protected]>
---
Changes in v2:
- clk: qcom: split RPMH clock support into a new standalone
  clock-rpmh.c driver shared by SM8550/SM8650/SA8775P instead of
  embedding it in the sa8775p GCC driver
- Link to v1: 
https://lore.kernel.org/r/[email protected]

---
Balaji Selvanathan (7):
      clk: qcom: Add shared RPMH clock driver for SM8550/SM8650/SA8775P
      clk: qcom: qcs8300: Extend GCC clock driver to full gate/RCG coverage
      pinctrl: qcom: Add QCS8300 pinctrl driver
      interconnect: qcom: Add QCS8300 interconnect driver
      arm64: dts: monaco-evk: Add reboot-mode support via PON/SDAM
      arm64: dts: monaco-evk: Force vreg_l8a always-on to protect UFS VCC
      configs: qcom_qcs8300: Switch to monaco-evk DT and enable new drivers

 arch/arm/dts/monaco-evk-u-boot.dtsi    |  40 +++
 configs/qcom_qcs8300_defconfig         |   6 +-
 drivers/clk/clk-stub.c                 |   3 -
 drivers/clk/qcom/Kconfig               |  12 +
 drivers/clk/qcom/Makefile              |   1 +
 drivers/clk/qcom/clock-qcs8300.c       | 545 +++++++++++++++++++++++++++++++--
 drivers/clk/qcom/clock-rpmh.c          |  61 ++++
 drivers/interconnect/qcom/Kconfig      |   6 +
 drivers/interconnect/qcom/Makefile     |   1 +
 drivers/interconnect/qcom/qcs8300.c    | 269 ++++++++++++++++
 drivers/interconnect/qcom/qcs8300.h    |  24 ++
 drivers/pinctrl/qcom/Kconfig           |   8 +
 drivers/pinctrl/qcom/Makefile          |   1 +
 drivers/pinctrl/qcom/pinctrl-qcs8300.c | 468 ++++++++++++++++++++++++++++
 14 files changed, 1421 insertions(+), 24 deletions(-)
---
base-commit: 3fb0c443c5b70f25168c98ad88f8a2c0123e2c82
change-id: 20260805-b4-monaco-26501bf7c863

Best regards,
-- 
Balaji Selvanathan <[email protected]>

Reply via email to