This series enables PCIe Endpoint mode on TI's J784S4 SoC. The J784S4 SoC features two Cadence PCIe controller instances (PCIe0 and PCIe1) that can operate in endpoint mode. This series adds support for configuring these controllers with up to 4 lanes.
Key changes include: - Adding a stabilization delay after power domain reset to prevent timing-related initialization issues - SERDES mux configuration support for proper lane routing, which is essential for SoCs where SERDES lanes are shared between multiple controllers (PCIe, USB, etc.) with different configurations across boot phases - J784S4 SoC endpoint configuration with 4-lane support - Disabling unconfigured endpoint functions to prevent enumeration issues on the Root Complex side This series has been tested on J784S4 EVM with PCIe endpoint boot configuration. Following are the corresponding test logs. https://gist.github.com/hrushikesh221/331d65f45f43fd138f57e6adb61c4332 This series is based on commit 4e4a9de31de (origin/next) Merge branch 'next' of git://source.denx.de/u-boot-usb into next Hrushikesh Salunke (4): pci_endpoint: pci_cdns_ti_ep: Add delay after power domain reset pci_endpoint: pci_cdns_ti_ep: Add SERDES mux configuration support pci_endpoint: pci_cdns_ti_ep: Enable PCIe Endpoint mode in J784S4 SoC configs: j784s4_evm_a72_defconfig: Enable configs for PCI Endpoint mode configs/j784s4_evm_a72_defconfig | 2 ++ drivers/pci_endpoint/pcie_cdns_ti_ep.c | 33 ++++++++++++++++++++++++-- 2 files changed, 33 insertions(+), 2 deletions(-) -- 2.34.1
