On 4/25/25 15:15, Patrice Chotard wrote:
> Depending on Soc (STM32MP25 vs STM32MP21), the memory map can be
> different and it generates a different TLB page table configuration/size.
> 
> Increase EARLY_TLB_SIZE to 0x10000 to fix following error message
> and panic:
> 
> "Insufficient RAM for page table: 0xb000 > 0xa000. Please increase the
> size in get_page_table_size()"
> 
> Signed-off-by: Patrice Chotard <patrice.chot...@foss.st.com>
> ---
> 
> (no changes since v1)
> 
>  arch/arm/mach-stm32mp/stm32mp2/cpu.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm/mach-stm32mp/stm32mp2/cpu.c 
> b/arch/arm/mach-stm32mp/stm32mp2/cpu.c
> index 7cb71c518bd..9548b27cfa7 100644
> --- a/arch/arm/mach-stm32mp/stm32mp2/cpu.c
> +++ b/arch/arm/mach-stm32mp/stm32mp2/cpu.c
> @@ -24,7 +24,7 @@
>   * early TLB into the .data section so that it not get cleared
>   * with 16kB alignment
>   */
> -#define EARLY_TLB_SIZE 0xA000
> +#define EARLY_TLB_SIZE 0x10000
>  u8 early_tlb[EARLY_TLB_SIZE] __section(".data") __aligned(0x4000);
>  
>  /*
Applied to u-boot-stm32/master

Thanks
Patrice

Reply via email to