From: Takahiro Kuwano <takahiro.kuw...@infineon.com>

S25HS02GT, S25HL02GT, and S28HS02GT are dual-die package parts and do
not support chip erase.

Signed-off-by: Takahiro Kuwano <takahiro.kuw...@infineon.com>
---
 drivers/mtd/spi/spi-nor-ids.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/mtd/spi/spi-nor-ids.c b/drivers/mtd/spi/spi-nor-ids.c
index 88709a52b3..457965dad1 100644
--- a/drivers/mtd/spi/spi-nor-ids.c
+++ b/drivers/mtd/spi/spi-nor-ids.c
@@ -369,7 +369,7 @@ const struct flash_info spi_nor_ids[] = {
                SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES |
                USE_CLSR) },
        { INFO6("s25hl02gt",  0x342a1c, 0x0f0090, 256 * 1024, 1024,
-               SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },
+               SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES | 
NO_CHIP_ERASE) },
        { INFO6("s25hs512t",  0x342b1a, 0x0f0390, 256 * 1024, 256,
                SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES |
                USE_CLSR) },
@@ -377,7 +377,7 @@ const struct flash_info spi_nor_ids[] = {
                SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES |
                USE_CLSR) },
        { INFO6("s25hs02gt",  0x342b1c, 0x0f0090, 256 * 1024, 1024,
-               SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },
+               SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES | 
NO_CHIP_ERASE) },
        { INFO6("s25fs256t",  0x342b19, 0x0f0890, 128 * 1024, 256,
                SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },
 #ifdef CONFIG_SPI_FLASH_S28HX_T
@@ -385,7 +385,7 @@ const struct flash_info spi_nor_ids[] = {
        { INFO("s28hl01gt",  0x345a1b,      0, 256 * 1024, 512, 
SPI_NOR_OCTAL_DTR_READ) },
        { INFO("s28hs512t",  0x345b1a,      0, 256 * 1024, 256, 
SPI_NOR_OCTAL_DTR_READ) },
        { INFO("s28hs01gt",  0x345b1b,      0, 256 * 1024, 512, 
SPI_NOR_OCTAL_DTR_READ) },
-       { INFO("s28hs02gt",  0x345b1c,      0, 256 * 1024, 1024, 
SPI_NOR_OCTAL_DTR_READ) },
+       { INFO("s28hs02gt",  0x345b1c,      0, 256 * 1024, 1024, 
SPI_NOR_OCTAL_DTR_READ | NO_CHIP_ERASE) },
 #endif
 #endif
 #ifdef CONFIG_SPI_FLASH_SST            /* SST */
-- 
2.34.1

Reply via email to