[PATCH v4 02/16] ARM: t20/t30: swap host1x and disp1 clock parents

[Svyatoslav Ryhel]

According to mainline clock tables and TRM HOST1X
parent is PLLC, while DISP1 usually uses PLLP as
parent clock.

Tested-by: Andreas Westman Dorcsak <hed...@yahoo.com> # ASUS TF T30
Tested-by: Robert Eckelmann <longnose...@gmail.com> # ASUS TF101 T20
Tested-by: Svyatoslav Ryhel <clamo...@gmail.com> # LG P895 T30
Tested-by: Thierry Reding <tred...@nvidia.com> # Beaver T30
Signed-off-by: Svyatoslav Ryhel <clamo...@gmail.com>
---
 arch/arm/mach-tegra/tegra20/clock.c | 4 ++--
 arch/arm/mach-tegra/tegra30/clock.c | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-tegra/tegra20/clock.c 
b/arch/arm/mach-tegra/tegra20/clock.c
index 8c127430aa..0316073d1a 100644
--- a/arch/arm/mach-tegra/tegra20/clock.c
+++ b/arch/arm/mach-tegra/tegra20/clock.c
@@ -760,8 +760,8 @@ struct periph_clk_init periph_clk_init_table[] = {
        { PERIPH_ID_SBC2, CLOCK_ID_PERIPH },
        { PERIPH_ID_SBC3, CLOCK_ID_PERIPH },
        { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
-       { PERIPH_ID_HOST1X, CLOCK_ID_PERIPH },
-       { PERIPH_ID_DISP1, CLOCK_ID_CGENERAL },
+       { PERIPH_ID_HOST1X, CLOCK_ID_CGENERAL },
+       { PERIPH_ID_DISP1, CLOCK_ID_PERIPH },
        { PERIPH_ID_NDFLASH, CLOCK_ID_PERIPH },
        { PERIPH_ID_SDMMC1, CLOCK_ID_PERIPH },
        { PERIPH_ID_SDMMC2, CLOCK_ID_PERIPH },
diff --git a/arch/arm/mach-tegra/tegra30/clock.c 
b/arch/arm/mach-tegra/tegra30/clock.c
index 04ad5c504d..e5c2fd542c 100644
--- a/arch/arm/mach-tegra/tegra30/clock.c
+++ b/arch/arm/mach-tegra/tegra30/clock.c
@@ -799,8 +799,8 @@ struct periph_clk_init periph_clk_init_table[] = {
        { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
        { PERIPH_ID_SBC5, CLOCK_ID_PERIPH },
        { PERIPH_ID_SBC6, CLOCK_ID_PERIPH },
-       { PERIPH_ID_HOST1X, CLOCK_ID_PERIPH },
-       { PERIPH_ID_DISP1, CLOCK_ID_CGENERAL },
+       { PERIPH_ID_HOST1X, CLOCK_ID_CGENERAL },
+       { PERIPH_ID_DISP1, CLOCK_ID_PERIPH },
        { PERIPH_ID_NDFLASH, CLOCK_ID_PERIPH },
        { PERIPH_ID_SDMMC1, CLOCK_ID_PERIPH },
        { PERIPH_ID_SDMMC2, CLOCK_ID_PERIPH },
-- 
2.37.2