> From: Ye Li <ye...@nxp.com> > After acking the requested frequency, should wait the ack bit clear > by DDR controller and check the DFS interrupt for next request polling. > Otherwise, the next polling of request bit will get previous value > that DDR controller have not cleared it, so a wrong request frequency > is used. > Reviewed-by: Peng Fan <peng....@nxp.com> > Signed-off-by: Ye Li <ye...@nxp.com> > Signed-off-by: Peng Fan <peng....@nxp.com> Applied to u-boot-imx, master, thanks !
Best regards, Stefano Babic -- ===================================================================== DENX Software Engineering GmbH, Managing Director: Wolfgang Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sba...@denx.de =====================================================================
