Dear Andre Schwarz,
In message <1287739306-5758-1-git-send-email-andre.schw...@matrix-vision.de>
you wrote:
> SICRH has been misconfigured, i.e. TSEC2 clock + D[0:3] are GPIOs.
> Fix this to be RGMII signals again.
>
> Signed-off-by: Andre Schwarz <andre.schw...@matrix-vision.de>
> ---
>
> Kim,
> sorry for late submission - this has been lingering around for a while.
> Hopefully you can still appply it since it's a real bugfix.
> Regards,
> Andre
>
> include/configs/MVBLM7.h | 2 +-
> 1 files changed, 1 insertions(+), 1 deletions(-)
applied, thanks.
Kim, I pulled this directly as it affects clearly this single board
only.
Best regards,
Wolfgang Denk
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: w...@denx.de
War is never imperative.
-- McCoy, "Balance of Terror", stardate 1709.2
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
