On 24.8.2018 14:00, Mike Looijmans wrote:
> The miamiplus contains a speedgrade-2 device, which may run the CPU at 800MHz.
> Change the PLL setting to 800MHz, and adapt the setpoints in the devicetree.
> 
> Signed-off-by: Mike Looijmans <mike.looijm...@topic.nl>
> ---
>  arch/arm/dts/zynq-topic-miamiplus.dts                | 9 +++++++++
>  board/topic/zynq/zynq-topic-miamiplus/ps7_init_gpl.c | 4 ++--
>  2 files changed, 11 insertions(+), 2 deletions(-)
> 
> diff --git a/arch/arm/dts/zynq-topic-miamiplus.dts 
> b/arch/arm/dts/zynq-topic-miamiplus.dts
> index c0ccea9..df53886 100644
> --- a/arch/arm/dts/zynq-topic-miamiplus.dts
> +++ b/arch/arm/dts/zynq-topic-miamiplus.dts
> @@ -11,6 +11,15 @@
>       compatible = "topic,miamiplus", "xlnx,zynq-7000";
>  };
>  
> +/* The miamiplus contains a speedgrade-2 device and runs at 800MHz */
> +&cpu0 {
> +     operating-points = <
> +             /* kHz    uV */
> +             800000  1000000
> +             400000  1000000
> +     >;
> +};
> +
>  &qspi {
>       is-dual = <1>;
>  };
> diff --git a/board/topic/zynq/zynq-topic-miamiplus/ps7_init_gpl.c 
> b/board/topic/zynq/zynq-topic-miamiplus/ps7_init_gpl.c
> index c1cc1df..fd5846a 100644
> --- a/board/topic/zynq/zynq-topic-miamiplus/ps7_init_gpl.c
> +++ b/board/topic/zynq/zynq-topic-miamiplus/ps7_init_gpl.c
> @@ -8,8 +8,8 @@
>  
>  static unsigned long ps7_pll_init_data_3_0[] = {
>       EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
> -     EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U, 0x000FA220U),
> -     EMIT_MASKWRITE(0XF8000100, 0x0007F000U, 0x00028000U),
> +     EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U, 0x000FA240U),
> +     EMIT_MASKWRITE(0XF8000100, 0x0007F000U, 0x00030000U),
>       EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000010U),
>       EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000001U),
>       EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000000U),
> 

This is fine.
M

-- 
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP SoCs


Attachment: signature.asc
Description: OpenPGP digital signature

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot

Reply via email to