On Fri, May 18, 2018 at 01:55:31PM +0200, Marek Vasut wrote: > On 05/18/2018 01:51 PM, Maxime Ripard wrote: > > On Mon, May 14, 2018 at 11:13:54AM +0200, Marek Vasut wrote: > >>> And I don't really know what the constraints are on the SPL side, but > >>> it's really tight on our end. So maybe I'm exagerating, but you're > >>> definitely understating it too. > >> > >> You can fit into 16k , can you not ? > > > > We have 13k. > > Yuck, in total or for code/data ? > Seems very similar to CI20.
It's the size of the SRAM, so total. Maxime -- Maxime Ripard, Bootlin (formerly Free Electrons) Embedded Linux and Kernel engineering https://bootlin.com
signature.asc
Description: PGP signature
_______________________________________________ U-Boot mailing list U-Boot@lists.denx.de https://lists.denx.de/listinfo/u-boot