From: rick <r...@andestech.com>

Add device tree source file and enable DM and DM_SERIAL
ag101p board can run ns16550 serial DM flow.

Signed-off-by: rick <r...@andestech.com>
Cc: Andes <ub...@andestech.com>
---
 arch/Kconfig                    |    1 +
 arch/nds32/cpu/n1213/start.S    |   13 +++++----
 arch/nds32/dts/Makefile         |   14 +++++++++
 arch/nds32/dts/ag101p.dts       |   61 +++++++++++++++++++++++++++++++++++++++
 arch/nds32/include/asm/config.h |    1 +
 configs/adp-ag101p_defconfig    |    5 ++++
 include/configs/adp-ag101p.h    |    8 +++--
 7 files changed, 96 insertions(+), 7 deletions(-)
 create mode 100644 arch/nds32/dts/Makefile
 create mode 100644 arch/nds32/dts/ag101p.dts

diff --git a/arch/Kconfig b/arch/Kconfig
index d718a68..4c5e4cd 100644
--- a/arch/Kconfig
+++ b/arch/Kconfig
@@ -42,6 +42,7 @@ config MIPS
 
 config NDS32
        bool "NDS32 architecture"
+       select SUPPORT_OF_CONTROL
 
 config NIOS2
        bool "Nios II architecture"
diff --git a/arch/nds32/cpu/n1213/start.S b/arch/nds32/cpu/n1213/start.S
index 7b2b637..e51bb2b 100644
--- a/arch/nds32/cpu/n1213/start.S
+++ b/arch/nds32/cpu/n1213/start.S
@@ -179,11 +179,14 @@ update_gp:
  */
 call_board_init_f:
        li              $sp, CONFIG_SYS_INIT_SP_ADDR
-       li              $r10, GD_SIZE   /* get GD size */
-       sub             $sp, $sp, $r10  /* GD start addr */
-       move    $r10, $sp
-       li              $r0, 0x00000000
-
+       move    $r0, $sp
+       bal     board_init_f_alloc_reserve
+       move    $sp, $r0
+       bal     board_init_f_init_reserve
+#ifdef CONFIG_DEBUG_UART
+       bal     debug_uart_init
+#endif
+       li      $r0, 0x00000000
 #ifdef __PIC__
 #ifdef __NDS32_N1213_43U1H__
 /* __NDS32_N1213_43U1H__ implies NDS32 V0 ISA */
diff --git a/arch/nds32/dts/Makefile b/arch/nds32/dts/Makefile
new file mode 100644
index 0000000..2d8480b
--- /dev/null
+++ b/arch/nds32/dts/Makefile
@@ -0,0 +1,14 @@
+#
+# SPDX-License-Identifier:     GPL-2.0+
+#
+
+dtb-$(CONFIG_TARGET_ADP_AG101P) += ag101p.dtb
+targets += $(dtb-y)
+
+DTC_FLAGS += -R 4 -p 0x1000
+
+PHONY += dtbs
+dtbs: $(addprefix $(obj)/, $(dtb-y))
+       @:
+
+clean-files := *.dtb
diff --git a/arch/nds32/dts/ag101p.dts b/arch/nds32/dts/ag101p.dts
new file mode 100644
index 0000000..07f7c98
--- /dev/null
+++ b/arch/nds32/dts/ag101p.dts
@@ -0,0 +1,61 @@
+/dts-v1/;
+/ {
+       compatible = "nds32 ag101p";
+       #address-cells = <1>;
+       #size-cells = <1>;
+       interrupt-parent = <&intc>;
+
+       aliases {
+               uart0 = &serial0;
+       } ;
+
+       chosen {
+               /* bootargs = "console=ttyS0,38400n8 
earlyprintk=uart8250-32bit,0x99600000 debug bootmem_debug memblock=debug 
loglevel=7"; */
+               bootargs = "console=ttyS0,38400n8 
earlyprintk=uart8250-32bit,0x99600000 debug loglevel=7";
+               stdout-path = "uart0:38400n8";
+       };
+
+       memory@0 {
+               device_type = "memory";
+               reg = <0x00000000 0x40000000>;
+       };
+
+       cpus {
+               #address-cells = <1>;
+               #size-cells = <0>;
+               cpu@0 {
+                       compatible = "andestech,n13";
+                       reg = <0>;
+                       /* FIXME: to fill correct frqeuency */
+                       clock-frequency = <60000000>;
+               };
+       };
+
+       intc: interrupt-controller {
+               compatible = "andestech,atnointc010";
+               #interrupt-cells = <1>;
+               interrupt-controller;
+       };
+
+       serial0: serial@99600000 {
+               compatible = "andestech,uart16550", "ns16550a";
+               reg = <0x99600000 0x1000>;
+               interrupts = <7 4>;
+               clock-frequency = <14745600>;
+               reg-shift = <2>;
+               no-loopback-test = <1>;
+       };
+
+       timer0: timer@98400000 {
+               compatible = "andestech,attmr010";
+               reg = <0x98400000 0x1000>;
+               interrupts = <19 4>;
+               clock-frequency = <15000000>;
+       };
+
+       mac0: mac@90900000 {
+               compatible = "andestech,atmac100";
+               reg = <0x90900000 0x1000>;
+               interrupts = <25 4>;
+       };
+};
diff --git a/arch/nds32/include/asm/config.h b/arch/nds32/include/asm/config.h
index 054cc48..7289217 100644
--- a/arch/nds32/include/asm/config.h
+++ b/arch/nds32/include/asm/config.h
@@ -8,5 +8,6 @@
 
 #ifndef _ASM_CONFIG_H_
 #define _ASM_CONFIG_H_
+#define CONFIG_LMB
 
 #endif
diff --git a/configs/adp-ag101p_defconfig b/configs/adp-ag101p_defconfig
index 0def407..eb46e3f 100644
--- a/configs/adp-ag101p_defconfig
+++ b/configs/adp-ag101p_defconfig
@@ -1,5 +1,7 @@
 CONFIG_NDS32=y
 CONFIG_TARGET_ADP_AG101P=y
+CONFIG_DEFAULT_DEVICE_TREE="ag101p"
+CONFIG_FIT=y
 CONFIG_BOOTDELAY=3
 CONFIG_SYS_PROMPT="NDS32 # "
 CONFIG_CMD_MMC=y
@@ -8,4 +10,7 @@ CONFIG_CMD_PING=y
 CONFIG_CMD_CACHE=y
 CONFIG_CMD_EXT2=y
 CONFIG_CMD_FAT=y
+CONFIG_OF_CONTROL=y
+CONFIG_DM=y
+CONFIG_DM_SERIAL=y
 CONFIG_SYS_NS16550=y
diff --git a/include/configs/adp-ag101p.h b/include/configs/adp-ag101p.h
index 5cb79f1..eb8b2d3 100644
--- a/include/configs/adp-ag101p.h
+++ b/include/configs/adp-ag101p.h
@@ -20,8 +20,6 @@
 
 #define CONFIG_SKIP_LOWLEVEL_INIT
 
-#define CONFIG_SYS_GENERIC_GLOBAL_DATA
-
 /*
  * Definitions related to passing arguments to kernel.
  */
@@ -35,6 +33,10 @@
 
 #ifdef CONFIG_SKIP_LOWLEVEL_INIT
 #define CONFIG_SYS_TEXT_BASE   0x00500000
+#ifdef CONFIG_OF_CONTROL
+#undef CONFIG_OF_SEPARATE
+#define CONFIG_OF_EMBED
+#endif
 #else
 #ifdef CONFIG_MEM_REMAP
 #define CONFIG_SYS_TEXT_BASE   0x80000000
@@ -88,7 +90,9 @@
 #define CONFIG_CONS_INDEX              1
 #define CONFIG_SYS_NS16550_SERIAL
 #define CONFIG_SYS_NS16550_COM1                CONFIG_FTUART010_02_BASE
+#ifndef CONFIG_DM_SERIAL
 #define CONFIG_SYS_NS16550_REG_SIZE    -4
+#endif
 #define CONFIG_SYS_NS16550_CLK         ((18432000 * 20) / 25)  /* AG101P */
 
 /*
-- 
1.7.9.5

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

Reply via email to