On 05/10/2016 01:13 AM, Shengzhou Liu wrote:
> During DDR-2133 operation, the transmit data eye margins determined
> during the memory controller initialization may be sub-optimal, set
> DEBUG_29[12] and DEBUG_29[13:16] = 4'b0100 before MEM_EN is set.
>
> Signed-off-by: Shengzhou Liu <shengzhou....@nxp.com>
> ---
> v2: rebase
>
> arch/arm/include/asm/arch-fsl-layerscape/config.h | 1 +
> drivers/ddr/fsl/fsl_ddr_gen4.c | 10 +++++++++-
> 2 files changed, 10 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm/include/asm/arch-fsl-layerscape/config.h
> b/arch/arm/include/asm/arch-fsl-layerscape/config.h
> index 10d17b2..5b0b4ad 100644
> --- a/arch/arm/include/asm/arch-fsl-layerscape/config.h
> +++ b/arch/arm/include/asm/arch-fsl-layerscape/config.h
> @@ -136,6 +136,7 @@
> #define CONFIG_SYS_FSL_ERRATUM_A009663
> #define CONFIG_SYS_FSL_ERRATUM_A009803
> #define CONFIG_SYS_FSL_ERRATUM_A009942
> +#define CONFIG_SYS_FSL_ERRATUM_A010165
>
> /* ARM A57 CORE ERRATA */
> #define CONFIG_ARM_ERRATA_826974
> diff --git a/drivers/ddr/fsl/fsl_ddr_gen4.c b/drivers/ddr/fsl/fsl_ddr_gen4.c
> index 608810d..4a647b0 100644
> --- a/drivers/ddr/fsl/fsl_ddr_gen4.c
> +++ b/drivers/ddr/fsl/fsl_ddr_gen4.c
> @@ -56,7 +56,8 @@ void fsl_ddr_set_memctl_regs(const fsl_ddr_cfg_regs_t *regs,
> u32 vref_seq2[3] = {0xc0, 0xf0, 0x70}; /* for range 2 */
> u32 *vref_seq = vref_seq1;
> #endif
> -#ifdef CONFIG_SYS_FSL_ERRATUM_A009942
> +#if defined(CONFIG_SYS_FSL_ERRATUM_A009942) | \
> + defined(CONFIG_SYS_FSL_ERRATUM_A010165)
Shengzhou,
This "or" is also wrong. It should be "||".
York
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
